Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
digital circuits
nethra
asked
in
Digital Logic
Sep 21, 2018
1,246
views
8
votes
8
votes
how many 4 input LUTs would be required in an FPGA to implement the function Y=AB+C'
digital-logic
nethra
asked
in
Digital Logic
Sep 21, 2018
by
nethra
1.2k
views
answer
comment
Follow
share this
share
1 comment
by
smsubham
commented
Sep 21, 2018
reply
Follow
share this
What is LUT and FPGA?
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
0
answers
1
Sajal Mallick
asked
in
Digital Logic
Nov 23, 2023
193
views
Madeeasy ots Digital Logic Combinational Circuits
I am confused in active low enable input and active low output?
Sajal Mallick
asked
in
Digital Logic
Nov 23, 2023
by
Sajal Mallick
193
views
digital-logic
combinational-circuit
digital-circuits
made-easy-test-series
decoder
0
votes
0
votes
0
answers
2
Sourin Kundu
asked
in
Digital Logic
May 5, 2023
293
views
Made Easy Digital Logic Combinational Circuits
Sourin Kundu
asked
in
Digital Logic
May 5, 2023
by
Sourin Kundu
293
views
digital-logic
combinational-circuit
digital-circuits
0
votes
0
votes
0
answers
3
Sourin Kundu
asked
in
Digital Logic
May 4, 2023
265
views
Made Easy Digital Logic Combinational Circuits Gate
To design a binary subtractor circuit, 1’s complement procedure is better,because it uses less hardware. 2’s complement procedure is better,because it uses less hardware. Binary ‘0’ is having unique representation in sign 1’s complement notation. Binary ‘0’ is having unique representation in sign 2’s complement notation.
Sourin Kundu
asked
in
Digital Logic
May 4, 2023
by
Sourin Kundu
265
views
digital-logic
combinational-circuit
made-easy-test-series
0
votes
0
votes
0
answers
4
Sourin Kundu
asked
in
Digital Logic
May 4, 2023
333
views
Made Easy Digital Logic Combinational circuits Gate
A 4 bit binary adder is adding two BCD numbers and producing the sum output S3S2S1S0 along with the carry output C0.It is required to design a checking circuit such that the checking circuit output must be zero,whatever the Binary adder output is invalid BCD,the ... circuit is C0'S3'+C0'S2'S1' C0+S3S2+S2S1 (C0'+S0')(C0'+S2'+S1') None of the above
Sourin Kundu
asked
in
Digital Logic
May 4, 2023
by
Sourin Kundu
333
views
digital-logic
combinational-circuit
digital-circuits
made-easy-test-series
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
