Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Computer Organization & Architecture
Gaurangi Katiyar
asked
in
CO and Architecture
Dec 8, 2018
retagged
Jul 30, 2022
by
Shubham Sharma 2
275
views
1
vote
1
vote
How to calculate how many memory references will Instruction Decode phase take in an Instruction Cycle?
co-and-architecture
general-topic-doubt
Gaurangi Katiyar
asked
in
CO and Architecture
Dec 8, 2018
retagged
Jul 30, 2022
by
Shubham Sharma 2
by
Gaurangi Katiyar
275
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
0
answers
1
Alina
asked
in
CO and Architecture
Jan 6, 2019
384
views
Access time
What is formula of Average memory access time? And formula of effective access time? And the difference between them . I always mix them .
Alina
asked
in
CO and Architecture
Jan 6, 2019
by
Alina
384
views
co-and-architecture
cache-memory
general-topic-doubt
0
votes
0
votes
0
answers
2
Sarthak Mittal
asked
in
CO and Architecture
Dec 13, 2018
217
views
memory write
why data Bus is not involved in memory write operation??
Sarthak Mittal
asked
in
CO and Architecture
Dec 13, 2018
by
Sarthak Mittal
217
views
co-and-architecture
general-topic-doubt
0
votes
0
votes
1
answer
3
Aravind Adithya 1
asked
in
CO and Architecture
Nov 23, 2018
260
views
Self-Doubt
Consider Main memory M and Cache C. 1. When we say the access time of main memory is T what parameters does it include?Is it . just obtaining data from M or .obt data from M and Transfer it to cache(I understood as this) or . Obt data from M, ... which scenario do we take? Pls, help me with these finer aspects. I understood the overall idea. In NATs, I'm missing by small margins.
Aravind Adithya 1
asked
in
CO and Architecture
Nov 23, 2018
by
Aravind Adithya 1
260
views
co-and-architecture
cache-memory
general-topic-doubt
1
vote
1
vote
0
answers
4
Harsh Kumar
asked
in
CO and Architecture
Oct 2, 2018
331
views
Pipeline performance reduced if different stages have different execution delays
The pipeline performance is reduced if the different stages of a pipeline have different delays I know that in the pipeline, Tclock is taken as the Max(Ti)+Tbuffer time, and so, if the pipeline ... that having different delays for the different stages of the pipeline will affect the performance. Please explain ?
Harsh Kumar
asked
in
CO and Architecture
Oct 2, 2018
by
Harsh Kumar
331
views
pipelining
co-and-architecture
general-topic-doubt
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
