Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Ace Test Series: CO & Architecture - Cache Misses Type
Na462
asked
in
CO and Architecture
Jan 21, 2019
edited
Mar 3, 2019
by
I_am_winner
890
views
1
vote
1
vote
cache-memory
co-and-architecture
misses
ace-test-series
Na462
asked
in
CO and Architecture
Jan 21, 2019
edited
Mar 3, 2019
by
I_am_winner
by
Na462
890
views
answer
comment
Follow
share this
share
4 Comments
Show 4 previous comments
by
adityaecdrid
commented
Jan 22, 2019
reply
Follow
share this
You can't have both at the same time..
0
0
by
Na462
commented
Jan 22, 2019
reply
Follow
share this
that's why in option its 'or' not 'and'
1
1
by
adityaecdrid
commented
Jan 22, 2019
reply
Follow
share this
Yep totally missed that !
Thanks :)
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
1
answer
1
Tushar Shinde
asked
in
CO and Architecture
Jan 18, 2016
1,019
views
MadeEasy Test Series: CO & Architecture - Conflict Misses
I have got - 5 compulsory misses for first 5 ref. - 3 conflict misses for last 3 ref.
Tushar Shinde
asked
in
CO and Architecture
Jan 18, 2016
by
Tushar Shinde
1.0k
views
made-easy-test-series
co-and-architecture
misses
1
vote
1
vote
1
answer
2
Na462
asked
in
CO and Architecture
Jan 21, 2019
683
views
Ace Test Series: CO & Architecture - Cache Memory
Na462
asked
in
CO and Architecture
Jan 21, 2019
by
Na462
683
views
co-and-architecture
cache-memory
ace-test-series
associative-memory
0
votes
0
votes
2
answers
3
Shankar Kakde
asked
in
CO and Architecture
Jan 13, 2019
462
views
Ace Test Series 2019: CO & Architecture - Cache Memory Tag Size
Shankar Kakde
asked
in
CO and Architecture
Jan 13, 2019
by
Shankar Kakde
462
views
ace-test-series
cache-memory
co-and-architecture
0
votes
0
votes
1
answer
4
Amar Khade
asked
in
CO and Architecture
Dec 27, 2018
823
views
Ace Test Series: CO & Architecture - Cache Memory Tag Size
The cache can hold 64 KB .data is transferred between main memory and cache in blocks of 4 bytes each.the main memory consist of 16 M Bytes . if the cache memory is 16-way set associative,Then the hexa decimal main memory address AAAAAA is mapped into which cache set?
Amar Khade
asked
in
CO and Architecture
Dec 27, 2018
by
Amar Khade
823
views
cache-memory
co-and-architecture
ace-test-series
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy