in CO and Architecture retagged by
558 views
0 votes
0 votes
Memory is word addressable with 16 bit addresses
Word size=16 bits
Each  block is of size 16 bits.

The cache contains 8 blocks.

What is the address division for:

1>direct.

2>associative

3>2-way set associative cache
in CO and Architecture retagged by
558 views

2 Comments

What is the word size ?  It is not mentioned in your question.
0
0
word size=16 bits
0
0

Please log in or register to answer this question.

Related questions

0 votes
0 votes
0 answers
4