Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Filter
User srestha
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
Recent activity by srestha
0
answers
1
Testbook Test Series
commented
in
Linear Algebra
Dec 11, 2021
196
views
testbook-test-series
1
answer
2
GATE CSE 2021 Set 2 | Question: 21
A data file consisting of $1,50,000$ student-records is stored on a hard disk with block size of $4096$ bytes. The data file is sorted on the primary key $\textrm{RollNo}$. The size of a record pointer for this disk is $7$ bytes. ... that the records of data file and index file are not split across disk blocks. The number of blocks in the index file is ________
commented
in
Databases
May 4, 2021
9.1k
views
gatecse-2021-set2
numerical-answers
databases
indexing
1-mark
2
answers
3
ISI2018-PCB-CS8
Consider a $5$ ... $\text{(in ns)}$ needed to execute the program.
answer edited
in
Operating System
Dec 10, 2020
1.3k
views
isi2018-pcb-cs
co-and-architecture
pipelining
descriptive
6
answers
4
GATE CSE 2010 | Question: 46
A system has $n$ resources $R_0, \dots,R_{n-1}$, and $k$ processes $P_0, \dots, P_{k-1}$. The implementation of the resource request logic of each process $P_i$ is as follows: $\text{if} (i\%2==0) \{$ $\quad\text{if} (i<n) \text{ request } R_i;$ ... which of the following situations is a deadlock possible? $n=40,\: k=26$ $n=21,\:k=12$ $n=20,\:k=10$ $n=41,\:k=19$
commented
in
Operating System
Dec 7, 2020
29.1k
views
gatecse-2010
operating-system
resource-allocation
normal
8
answers
5
GATE CSE 2013 | Question: 16
Three concurrent processes $X$, $Y$, and $Z$ execute three different code segments that access and update certain shared variables. Process $X$ executes the $P$ operation (i.e., $wait$) on semaphores $a$, $b,$ and $c$; process $Y$ executes the $P$ operation on semaphores $b$, $c,$ and $d$; process ... $X:$ $P(a)P(b)P(c)$ $Y:$ $P(c)P(b)P(d)$ $Z:$ $P(c)P(d)P(a)$
commented
in
Operating System
Dec 6, 2020
17.0k
views
gatecse-2013
operating-system
resource-allocation
normal
9
answers
6
GATE CSE 2008 | Question: 1
$\displaystyle \lim_{x \to \infty}\frac{x-\sin x}{x+\cos x}$ equals $1$ $-1$ $\infty$ $-\infty$
commented
in
Calculus
Nov 9, 2020
10.0k
views
gatecse-2008
calculus
limits
easy
13
answers
7
GATE IT 2007 | Question: 29
When searching for the key value $60$ in a binary search tree, nodes containing the key values $10, 20, 40, 50, 70, 80, 90$ are traversed, not necessarily in the order given. How many different orders are possible in which these key values can occur on the search path from the root to the node containing the value $60$? $35$ $64$ $128$ $5040$
commented
in
DS
Sep 23, 2020
39.0k
views
gateit-2007
data-structures
binary-search-tree
normal
2
answers
8
MadeEasy Subject Test: Programming & DS - Binary Search Tree
The number of BST's possible with $6$ nodes numbered $1$,$2$,$3$,$4$,$5$ and $6$ with exactly one leaf node are ....................... OR The number of BST's possible with $6$ nodes numbered $1$,$2$,$3$,$4$,$5$ and $6$ having a height of $5$ are .................… ( note :- height of a root is 0 )
commented
in
DS
Sep 22, 2020
1.8k
views
data-structures
made-easy-test-series
tree
binary-search-tree
0
answers
9
Parsing
closed
in
Unknown Category
Sep 21, 2020
152
views
1
answer
10
Made Easy Test Series: DFA
Min number of states in equivalent DFA ______________ will it be 4 or 5 ??
answer selected
in
Theory of Computation
Sep 3, 2020
611
views
made-easy-test-series
theory-of-computation
1
answer
11
Hamacher COA 5.7,p-362
A computer uses a small direct-mapped cache between the main memory and the processor. The cache has four 16-bit words, and each word has an associated 13-bit tag, as shown in Figure P5.2a. When a miss occurs during a read operation, the ... the cache is $1\tau$. Calculate the execution time for each pass. Ignore the time taken by the processor between memory cycles.
retagged
in
CO and Architecture
Aug 8, 2020
946
views
co-and-architecture
cache-memory
secondary-storage
5
answers
12
TIFR CSE 2014 | Part B | Question: 16
Consider the ordering relation $x\mid y \subseteq N \times N$ over natural numbers $N$ such that $x \mid y$ if there exists $z \in N$ such that $x ∙ z = y$. A set is called lattice if every finite subset has a least upper bound and greatest lower ... $(N, \mid)$ is a complete lattice. $(N, \mid)$ is a lattice but not a complete lattice.
commented
in
Set Theory & Algebra
Jul 23, 2020
5.2k
views
tifr2014
set-theory&algebra
partial-order
lattice
3
answers
13
TIFR CSE 2012 | Part B | Question: 1
For $x, y\in \left\{0, 1\right\}^{n}$, let $x ⊕ y$ be the element of $\left\{0, 1\right\}^{n}$ obtained by the component-wise exclusive-or of $x$ and $y$. A Boolean function $F:\left\{0, 1\right\}^{n}\rightarrow\left\{0, 1\right\}$ ... $\left\{0, 1\right\}$ is. $2^{2n}$ $2^{n+1}$ $2^{n-1}+1$ $n!$ $2^{n}$
commented
in
Set Theory & Algebra
Jul 19, 2020
2.2k
views
tifr2012
set-theory&algebra
functions
6
answers
14
GATE CSE 1988 | Question: 1vii
The complement(s) of the element $'a'$ in the lattice shown in below figure is (are) ____
commented
in
Set Theory & Algebra
Jul 13, 2020
4.6k
views
gate1988
descriptive
lattice
set-theory&algebra
1
answer
15
Kenneth Rosen Edition 7 Exercise 8.1 Question 21 (Page No. 511)
Find the recurrence relation satisfied by $R_{n},$ where $R_{n}$ is the number of regions that a plane is divided into by $n$ lines, if no two of the lines are parallel and no three of the lines go through the same point. Find $R_{n}$ using iteration.
answer edited
in
Combinatory
Jul 11, 2020
1.0k
views
kenneth-rosen
discrete-mathematics
counting
descriptive
2
answers
16
Rosen-Advance Counting Technique-26
Find a recurrence relation for the number of bit strings of length $n$ that contain the string $01.$ I am getting a recurrence like An = 2^(n-2) + 2A(n-1) - A (N-2) .Answer is not given for this question.Please help and explain your steps.
answered
in
Combinatory
Jul 11, 2020
528
views
kenneth-rosen
1
answer
17
Kenneth Rosen Edition 7 Exercise 6.2 Question 4 (Page No. 405)
A bowl contains $10$ red balls and $10$ blue balls. A woman selects balls at random without looking at them. How many balls must she select to be sure of having at least three balls of the same color? How many balls must she select to be sure of having at least three blue balls?
commented
in
Combinatory
Jul 11, 2020
3.4k
views
kenneth-rosen
discrete-mathematics
counting
pigeonhole-principle
descriptive
2
answers
18
GATE2014 AG: GA-10
$10$% of the population in a town is $\text{HIV}\large ^{+}$. A new diagnostic kit for $\text{HIV}$ detection is available; this kit correctly identifies $\text{HIV}\large ^{+}$ individuals $95$ ... time. A particular patient is tested using this kit and is found to be positive. The probability that the individual is actually positive is ______.
commented
in
Quantitative Aptitude
Jul 10, 2020
6.7k
views
gate2014-ag
quantitative-aptitude
probability
conditional-probability
normal
numerical-answers
11
answers
19
GATE IT 2005 | Question: 41
Given below is a program which when executed spawns two concurrent processes : semaphore $X : = 0 ;$ /* Process now forks into concurrent processes $P1$ & $P2$ ... (II) are true. (I) is true but (II) is false. (II) is true but (I) is false Both (I) and (II) are false
commented
in
Operating System
Jul 9, 2020
23.7k
views
gateit-2005
operating-system
process-synchronization
normal
1
answer
20
relations
Let R be a reflexive relation on set A for any three elements a,b,c belongs to A if (aRb and bRc) +> (cRa) then which if the following is true? a)R is symmetric but not transitive b)R is transitive but not symmetric c)R is an equivalence relation d)R is neither symmetric nor transitive
commented
in
Mathematical Logic
Jul 8, 2020
427
views
1
answer
21
GATE CSE 2011 | Question: 28
On a non-pipelined sequential processor, a program segment, which is the part of the interrupt service routine, is given to transfer $500$ bytes from an I/O device to memory. Initialize the address register Initialize the count to 500 LOOP: Load a byte from device Store ... is used in a place of the interrupt driven program based input-output? $3.4$ $4.4$ $5.1$ $6.7$
commented
in
CO and Architecture
Jul 7, 2020
15.5k
views
gatecse-2011
co-and-architecture
dma
normal
6
answers
22
GATE CSE 1987 | Question: 1-V
The most relevant addressing mode to write position-independent codes is: Direct mode Indirect mode Relative mode Indexed mode
commented
in
CO and Architecture
Jul 3, 2020
15.0k
views
gate1987
co-and-architecture
addressing-modes
easy
10
answers
23
GATE CSE 2010 | Question: 39
Let $L=\{ w \in \:(0+1)^* \mid w\text{ has even number of }1s \}$. i.e., $L$ is the set of all the bit strings with even numbers of $1$s. Which one of the regular expressions below represents $L$? $(0^*10^*1)^*$ $0^*(10^*10^*)^*$ $0^*(10^*1)^*0^*$ $0^*1(10^*1)^*10^*$
commented
in
Theory of Computation
Jun 18, 2020
22.2k
views
gatecse-2010
theory-of-computation
regular-expression
normal
1
answer
24
PIPELINING
Consider the following sequence of instructions executed on the five-stage pipelined processor: LW $1, 30($6) ADD $2, $4, $2 ADD $1, $3, $5 SW $2, 20($4) ADD $1, $1, $4 Assuming there is no forwarding, calculate the number of clock cycles needed to execute above program ?
answer edited
in
CO and Architecture
Jun 4, 2020
766
views
pipelining
computer-organisation
1
answer
25
ME test series
Consider a pipeline 'x', consist of 5 stages named as IF, ID, OF, EX and WB with the respective stage delays of 2 ns, 6 ns, 5 ns, 8 ns and 1 ns. The alternative pipeline 'y' contain the same number of stages but EX stage is divided ... the instructions which are memory based instructions, what is the ratio of speedup of x to speedup of y? 0.727 0.902 0.665 0.825
edited
in
CO and Architecture
Jun 4, 2020
734
views
computer
co-and-architecture
pipelining
speedup
2
answers
26
ISI2011-PCB-CS-6a
Assume a machine has $4$ registers (one of which is the accumulator $A$) and the following instruction set. $\text{LOAD}$ and $\text{STORE}$ are indirect memory operations that load and store, using the address stored in the given register operand ... . Design an instruction encoding scheme that allows each of the above instructions (along with operands) to be encoded in $8$ bits.
answer edited
in
CO and Architecture
Jun 3, 2020
1.3k
views
co-and-architecture
descriptive
isi2011-pcb-cs
machine-instruction
1
answer
27
TIFR CSE 2020 | Part B | Question: 14
The figure below describes the network of streets in a city where Motabhai sells $\text{pakoras}$ from his cart. The number next to an edge is the time (in minutes) taken to traverse the corresponding street. At present, the cart is required to start at point $s$ ... $f$ are the only odd degree nodes in the figure above. $430$ $440$ $460$ $470$ $480$
commented
in
Graph Theory
May 31, 2020
995
views
tifr2020
graph-theory
euler-graph
1
answer
28
X and Y are two independent random variables
X and Y are two independent random variables with variances 1 and 2 respectively. Let Z=X-Y. The variance of Z is _____.
commented
in
Probability
May 30, 2020
17.3k
views
probability
4
answers
29
GATE CSE 2011 | Question: 33
Consider a finite sequence of random values $X=[x_1,x_2,\dots x_n]$. Let $\mu_x$ be the mean and $\sigma_x$ be the standard deviation of $X$. Let another finite sequence $Y$ of equal length be derived from this as $y_i=a*x_i+b$, where $a$ and $b$ are positive ... $Y$ in $Y$ $\mu_y=a \mu_x + b$ $\sigma_y=a \sigma_x + b$
answer edited
in
Probability
May 30, 2020
8.2k
views
gatecse-2011
probability
random-variable
normal
12
answers
30
GATE CSE 2005 | Question: 80
Consider the following data path of a $\text{CPU}.$ The $\text{ALU},$ the bus and all the registers in the data path are of identical size. All operations including incrementation of the $\text{PC}$ and the $\text{GPRs}$ are to be carried out in ... $2$ $3$ $4$ $5$
commented
in
CO and Architecture
May 29, 2020
24.0k
views
co-and-architecture
normal
gatecse-2005
data-path
machine-instruction
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...