in Digital Logic
2,908 views
0 votes
0 votes
4.11 Using four half-adders (HDL—see Problem 4.52),
(a) Design a full-subtractor circuit incrementer. (A circuit that adds one to a four-bit
binary number.)
(b) Design a four-bit combinational decrementer (a circuit that subtracts 1 from a four-
bit binary number).

Here in part (b) as they have not specified that if the four bit number is in Unsigned or 2's Complement form, so is it possible to design the circuit using only four half adders if we assume the number is in Unsigned Representation?
in Digital Logic
2.9k views

1 Answer

0 votes
0 votes


part-a,b


 

using four half-adders

edited by

Related questions