If a clock with time period $“T”$ is used with $n$ stage shift register, then output of final stage will be delayed by
64.3k questions
77.9k answers
244k comments
80.0k users