Associative Cache Memory

Jasmeet Kaur asked in CO and Architecture Nov 27, 2021

519 views

0 votes

An eight-way set-associative cache is used in a computer in which the real memory size is 232 bytes. The line size is 16 bytes, and there are 210 lines per set. Calculate the cache size and tag length.

Source

co-and-architecture
cache-memory

Jasmeet Kaur asked in CO and Architecture Nov 27, 2021

by Jasmeet Kaur

519 views

0 Comments

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

← Previous Next →

← Previous in category Next in category →

Related questions

0 votes

1 answer

vishal8492 asked in CO and Architecture Jan 29, 2017

5,221 views

Cache Associative memory
A cache is having 64KB capacity 128 byte lines and is 4-way set associative the sytem containing the cache uses 32 bit address. How many sets does the cache have ?

vishal8492 asked in CO and Architecture Jan 29, 2017

by vishal8492

5.2k views

co-and-architecture
cache-memory

3 votes

2 answers

biranchi asked in CO and Architecture Nov 16, 2016

4,799 views

No. of Tag bits in Set Associative cache memory.
Consider the memory system in which the block size in cache and main memory are equal. Cache consists of 512 blocks and main memory consists of 8192 blocks. Cache is 4-way set associative ,calculate the number of tag bits in cache?

biranchi asked in CO and Architecture Nov 16, 2016

by biranchi

4.8k views

co-and-architecture
cache-memory
memory-interfacing

0 votes

2 answers

Tehreem asked in CO and Architecture Sep 22, 2015

1,015 views

How to calculate which memory block will go in which block in set associative cache?
If there is k-set associative cache, with total x cache blocks, and 2^n main memory locations, how is the mapping calculated?

Tehreem asked in CO and Architecture Sep 22, 2015

by Tehreem

1.0k views

cache-memory
co-and-architecture
memory-interfacing

0 votes

1 answer

focus _GATE asked in CO and Architecture Jun 5, 2015

6,441 views

16 KB, 4-way set-associative cache, 32-bit address, byte addressable memory, 32-byte cache blocks/lines

focus _GATE asked in CO and Architecture Jun 5, 2015

by focus _GATE

6.4k views

co-and-architecture
cache-memory

Subscribe to GATE CSE 2024 Test Series

Subscribe to GO Classes for GATE CSE 2024

Quick search syntax

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

Subjects

All categories
General Aptitude (3.5k)
Engineering Mathematics (10.4k)
Digital Logic (3.6k)
Programming and DS (6.2k)
Algorithms (4.8k)
Theory of Computation (6.9k)
Compiler Design (2.5k)
Operating System (5.2k)
Databases (4.8k)
CO and Architecture (4.0k)
Computer Networks (4.9k)
Artificial Intelligence (79)
Machine Learning (48)
Data Mining and Warehousing (25)
Non GATE (1.4k)
Others (2.7k)
Admissions (684)
Exam Queries (1.6k)
Tier 1 Placement Questions (17)
Job Queries (80)
Projects (11)
Unknown Category (870)

64.3k questions

77.9k answers

244k comments

80.0k users

Recent Blog Comments

category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...

Send feedback
Rank Predictor
College Prediction
Useful Links
FAQ
Corrections
Discuss
Copyright
Request
Testimonials
Chat Logs
Chat
Badges
Search tips
Exam Category
Blog Category
Blog Tags
Privacy
Test Series
GATER
Refund Policy
Terms and Conditions
Contact Us

Developed by Chun

Associative Cache Memory

0 Comments

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Related questions

Subscribe to GATE CSE 2024 Test Series

Subscribe to GO Classes for GATE CSE 2024

Recent Posts

Subjects

Recent Blog Comments