Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
GATE CSE 2016 Set 2 | Question: 10
Akash Kanase
asked
in
CO and Architecture
Feb 12, 2016
retagged
Nov 13, 2017
by
Arjun
13,542
views
29
votes
29
votes
A processor has $40$ distinct instruction and $24$ general purpose registers. A $32$-bit instruction word has an opcode, two registers operands and an immediate operand. The number of bits available for the immediate operand field is_______.
gatecse-2016-set2
machine-instruction
co-and-architecture
easy
numerical-answers
Akash Kanase
asked
in
CO and Architecture
Feb 12, 2016
retagged
Nov 13, 2017
by
Arjun
by
Akash Kanase
13.5k
views
answer
comment
Follow
share this
share
1 comment
by
viv696
commented
Feb 12, 2016
edited
Feb 12, 2016
by
viv696
reply
Follow
share this
16 bits .!
1
1
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
5
Answers
0
votes
0
votes
32 - (6(bits for opcode instruction)+ 5(bits for register operand) + 5(bits for register operand)) = 16
Nandita Gautam
answered
Apr 21, 2020
by
Nandita Gautam
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
Page:
« prev
1
2
Answer:
16
← Previous
Next →
← Previous in category
Next in category →
Related questions
67
votes
67
votes
4
answers
1
Akash Kanase
asked
in
CO and Architecture
Feb 12, 2016
20,890
views
GATE CSE 2016 Set 2 | Question: 31
Consider a processor with $64$ registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and twelve-bit immediate value. Each ... program has $100$ instructions, the amount of memory (in bytes) consumed by the program text is _________.
Akash Kanase
asked
in
CO and Architecture
Feb 12, 2016
by
Akash Kanase
20.9k
views
gatecse-2016-set2
instruction-format
machine-instruction
co-and-architecture
normal
numerical-answers
99
votes
99
votes
12
answers
2
Akash Kanase
asked
in
CO and Architecture
Feb 12, 2016
22,562
views
GATE CSE 2016 Set 2 | Question: 30
Suppose the functions $F$ and $G$ can be computed in $5$ and $3$ nanoseconds by functional units $U_{F}$ and $U_{G}$, respectively. Given two instances of $U_{F}$ and two instances of $U_{G}$, it is required to implement ... $1 \leq i \leq 10$. Ignoring all other delays, the minimum time required to complete this computation is ____________ nanoseconds.
Akash Kanase
asked
in
CO and Architecture
Feb 12, 2016
by
Akash Kanase
22.6k
views
gatecse-2016-set2
co-and-architecture
data-path
normal
numerical-answers
50
votes
50
votes
4
answers
3
Akash Kanase
asked
in
CO and Architecture
Feb 12, 2016
17,693
views
GATE CSE 2016 Set 2 | Question: 32
The width of the physical address on a machine is $40$ bits. The width of the tag field in a $512$ KB $8$-way set associative cache is ________ bits.
Akash Kanase
asked
in
CO and Architecture
Feb 12, 2016
by
Akash Kanase
17.7k
views
gatecse-2016-set2
co-and-architecture
cache-memory
normal
numerical-answers
63
votes
63
votes
13
answers
4
Akash Kanase
asked
in
CO and Architecture
Feb 12, 2016
14,981
views
GATE CSE 2016 Set 2 | Question: 50
A file system uses an in-memory cache to cache disk blocks. The miss rate of the cache is shown in the figure. The latency to read a block from the cache is $1$ ms and to read a block from the disk is $10$ ms. Assume that the cost ... in multiples of $10$ MB. The smallest cache size required to ensure an average read latency of less than $6$ ms is _________ MB.
Akash Kanase
asked
in
CO and Architecture
Feb 12, 2016
by
Akash Kanase
15.0k
views
gatecse-2016-set2
co-and-architecture
cache-memory
normal
numerical-answers
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
