in Digital Logic edited by
1,490 views
6 votes
6 votes

Using $\text{D}$ flip-flop gates, design a parallel-in/serial-out shift register that shifts data from left to right with the following input lines:

  1. Clock $\text{CLK}$

  2. Three parallel data inputs $A, B, C$

  3. Serial input $S$

  4. Control input $\text{LOAD} / \overline{\text{SHIFT}}$.

in Digital Logic edited by
1.5k views

2 Answers

2 votes
2 votes
Refer the Logic diagram for the  parallel-in/serial-out SHIFT REGISTER, using D flip-flop gates that shifts data from left to right in this video : https://youtu.be/7LmBcGiiYwk
0 votes
0 votes
Descriptive question
edited by

1 comment

its a descriptive question
0
0

Related questions