Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
GATE CSE 2002 | Question: 7
Kathleen
asked
in
Digital Logic
Sep 15, 2014
edited
May 8, 2019
by
Subarna Das
7,756
views
28
votes
28
votes
Express the function $f(x,y,z) = xy' + yz'$ with only one complement operation and one or more AND/OR operations. Draw the logic circuit implementing the expression obtained, using a single NOT gate and one or more AND/OR gates.
Transform the following logic circuit (without expressing its switching function) into an equivalent logic circuit that employs only $6$ NAND gates each with $2$-inputs.
gatecse-2002
digital-logic
normal
descriptive
digital-circuits
Kathleen
asked
in
Digital Logic
Sep 15, 2014
edited
May 8, 2019
by
Subarna Das
by
Kathleen
7.8k
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
5
Answers
0
votes
0
votes
THE question is in SOP form get the POS form and then try to construct the gates
svas7246
answered
Aug 4, 2022
by
svas7246
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
Page:
« prev
1
2
← Previous
Next →
← Previous in category
Next in category →
Related questions
38
votes
38
votes
4
answers
1
Kathleen
asked
in
Digital Logic
Sep 15, 2014
11,419
views
GATE CSE 2002 | Question: 9
Consider the following $32\text{-bit}$ floating-point representation scheme as shown in the format below. A value is specified by $3$ fields, a one bit sign field (with $0$ for positive and $1$ ... the hexadecimal. What is the largest value that can be represented using this format? Express your answer as the nearest power of $10$.
Kathleen
asked
in
Digital Logic
Sep 15, 2014
by
Kathleen
11.4k
views
gatecse-2002
digital-logic
number-representation
normal
descriptive
12
votes
12
votes
1
answer
2
Kathleen
asked
in
Digital Logic
Sep 15, 2014
3,052
views
GATE CSE 2002 | Question: 8
Consider the following circuit. $A = a_2a_1a_0$ and $B=b_2b_1b_0$ are three bit binary numbers input to the circuit. The output is $Z=z_3z_2z_1z_0$. R0, R1 and R2 are registers with loading clock shown. The registers are loaded with their input data with the falling ... b. What does the circuit implement?
Kathleen
asked
in
Digital Logic
Sep 15, 2014
by
Kathleen
3.1k
views
gatecse-2002
digital-logic
normal
descriptive
digital-counter
30
votes
30
votes
1
answer
3
Kathleen
asked
in
Digital Logic
Sep 15, 2014
7,752
views
GATE CSE 2002 | Question: 2-3
Let $f(A,B) = A'+B$. Simplified expression for function $f(f(x+y, y), z)$ is $x' + z$ $xyz$ $xy' + z$ None of the above
Kathleen
asked
in
Digital Logic
Sep 15, 2014
by
Kathleen
7.8k
views
gatecse-2002
digital-logic
boolean-algebra
normal
39
votes
39
votes
2
answers
4
Kathleen
asked
in
Digital Logic
Sep 15, 2014
13,230
views
GATE CSE 2002 | Question: 2.2
Consider the following multiplexer where $I0, I1, I2, I3$ are four data input lines selected by two address line combinations $A1A0=00,01,10,11$ respectively and $f$ is the output of the multiplexor. EN is the Enable input. The function $f(x,y,z)$ implemented by the above circuit is $xyz'$ $xy + z$ $x + y$ None of the above
Kathleen
asked
in
Digital Logic
Sep 15, 2014
by
Kathleen
13.2k
views
gatecse-2002
digital-logic
circuit-output
normal
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy