Log In

Recent posts in Verbal Ability

An instruction pipeline has five stages, namely, instruction fetch (IF), instruction decode and register fetch (ID/RF), instruction execution (EX), memory access (MEM), and register writeback (WB) with stage latencies $1$ ns, $2.2 $ ns, $2$ ns, $1$ ns, and $0.75$ ... times of this program on the old and the new design are $P$ and $Q$ nanoseconds, respectively. The value of $P/Q$ is __________.
posted Jun 26, 2017 in Verbal Ability Vishal Goyal 585 views
To see more, click for the full list of questions or popular tags.