Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Recent questions tagged tbb-digital-logic-2
2
votes
1
answer
1
Test by Bikram | Digital Logic | Test 2 | Question: 30
The excess $3$ code of decimal number $26$ is: $0100 1001$ $01011001$ $1000 1001$ $01001101$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
945
views
tbb-digital-logic-2
3
votes
1
answer
2
Test by Bikram | Digital Logic | Test 2 | Question: 29
$1$’s complement representation of decimal number of -$17$ by using $8$ bit representation is: $1110 \ 1110$ $1101 \ 1101$ $1100 \ 1100$ $0001 \ 0001$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
280
views
tbb-digital-logic-2
3
votes
1
answer
3
Test by Bikram | Digital Logic | Test 2 | Question: 28
If signed numbers are used in binary arithmetic, then which one of the following notations would have unique representation for zero? Sign-magnitude $1$’s complement $2$’s complement $9$’s complement
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
2.9k
views
tbb-digital-logic-2
3
votes
1
answer
4
Test by Bikram | Digital Logic | Test 2 | Question: 27
Which among the following statements is TRUE? A circuit containing only OR and NOT gates must be a combinational circuit. SRAM is static in the sense that if the power is turned off, SRAM will continue to store data (e.g. ... in two's complement form, the negative of a number can be found by adding one and then inverting the bits.
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
677
views
tbb-digital-logic-2
2
votes
2
answers
5
Test by Bikram | Digital Logic | Test 2 | Question: 26
If the input to T-flip flop is $100$ Hz signal, the final output of the three T-flip flops in cascade is : $1000$ Hz $500$ Hz $333$ Hz $12.5$ Hz
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
806
views
tbb-digital-logic-2
3
votes
1
answer
6
Test by Bikram | Digital Logic | Test 2 | Question: 25
Consider a $7$-bit floating-point representation with $3$ bits for the excess-$3$ exponent and $3$ bits for the mantissa represented in normalized form. Then $0.375_{(10)}$ will be represented in this $7$-bit representation as _______. $0010011$ $0001100$ $0001101$ $0001010$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
693
views
tbb-digital-logic-2
number-representation
3
votes
1
answer
7
Test by Bikram | Digital Logic | Test 2 | Question: 24
Convert the following $(734 )_8 = ( \dots )_{16}$ $C \ 1 \ D$ $D \ C \ 1$ $1 \ C \ D$ $1 \ D \ C$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
497
views
tbb-digital-logic-2
2
votes
1
answer
8
Test by Bikram | Digital Logic | Test 2 | Question: 23
Convert decimal $153$ to octal. Which of the following will be the equivalent in octal? $( 231)_8$ $( 331)_8$ $( 431)_8$ none of these
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
212
views
tbb-digital-logic-2
1
vote
2
answers
9
Test by Bikram | Digital Logic | Test 2 | Question: 22
Synchronous counters eliminate the delay problems encountered with asynchronous counters because: The input clock pulses are applied only to the first and last stages. The input clock pulses are applied only to the last stage. The ... used to activate any of the counter stages. The input clock pulses are applied simultaneously to each stage.
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
246
views
tbb-digital-logic-2
2
votes
3
answers
10
Test by Bikram | Digital Logic | Test 2 | Question: 21
On the fifth clock pulse, a $4$-bit Johnson sequence is $Q0 = 0, \ Q1 = 1, \ Q2 = 1$, and $Q3 = 1$. On the sixth clock pulse, the sequence is ________. $Q0 = 1, \ Q1 = 0, \ Q2 = 0, \ Q3 = 0$ $Q0 = 1, \ Q1 = 1, \ Q2 = 1, \ Q3 = 0$ $Q0 = 0, \ Q1 = 0, \ Q2 = 1, \ Q3 = 1$ $Q0 = 0, \ Q1 = 0, \ Q2 = 0, \ Q3 = 1$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
872
views
tbb-digital-logic-2
4
votes
3
answers
11
Test by Bikram | Digital Logic | Test 2 | Question: 20
An eight stage ripple counter uses a flip-flop with propagation delay of $75$ nanoseconds. The pulse width of the strobe is $50$ ns. The frequency of the input signal which can be used for proper operation of the counter is approximately: $1.5$ MHz $500$ MHz $2$ MHz $4$ MHz
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
1.4k
views
tbb-digital-logic-2
1
vote
1
answer
12
Test by Bikram | Digital Logic | Test 2 | Question: 19
How many select lines will a $32:1$ multiplexer have? $5$ $8$ $9$ $11$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
190
views
tbb-digital-logic-2
1
vote
2
answers
13
Test by Bikram | Digital Logic | Test 2 | Question: 18
How many flip flops are required to construct a decade counter? $10$ $3$ $4$ $2$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
330
views
tbb-digital-logic-2
1
vote
1
answer
14
Test by Bikram | Digital Logic | Test 2 | Question: 17
The device which changes from serial data to parallel data is: COUNTER MULTIPLEXER DEMULTIPLEXER FLIP-FLOP
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
532
views
tbb-digital-logic-2
2
votes
4
answers
15
Test by Bikram | Digital Logic | Test 2 | Question: 16
Karnaugh map is used for the purpose of: Reducing the electronic circuits used. Mapping the given Boolean logic function. Minimizing the terms in a Boolean expression. Maximizing the terms of a given a Boolean expression.
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
415
views
tbb-digital-logic-2
1
vote
1
answer
16
Test by Bikram | Digital Logic | Test 2 | Question: 15
The number of control lines for $16$ to $1$ multiplexer is ___. $2$ $4$ $3$ $5$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
186
views
tbb-digital-logic-2
2
votes
1
answer
17
Test by Bikram | Digital Logic | Test 2 | Question: 14
DeMorgan’s first theorem shows the equivalence of: OR gate and Exclusive OR gate. NOR gate and Bubbled AND gate. NOR gate and NAND gate. NAND gate and NOT gate
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
313
views
tbb-digital-logic-2
1
vote
1
answer
18
Test by Bikram | Digital Logic | Test 2 | Question: 13
Which of the following combinations is sufficient to build a half adder? EX-OR gate and NOR gate. EX-OR gate and OR gate. EX-OR gate and AND gate. Four NAND gates.
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
216
views
tbb-digital-logic-2
adder
2
votes
1
answer
19
Test by Bikram | Digital Logic | Test 2 | Question: 12
The decimal equivalent of hex number $1A53$ is: $6793$ $6739$ $6973$ $6379$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
197
views
tbb-digital-logic-2
1
vote
1
answer
20
Test by Bikram | Digital Logic | Test 2 | Question: 11
In a JK Flip-Flop, “toggle” means: Set $Q = 1$ and $Q = 0$. Set $Q = 0$ and $Q = 1$. Change the output to the opposite state. No change in output.
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
197
views
tbb-digital-logic-2
17
votes
2
answers
21
Test by Bikram | Digital Logic | Test 2 | Question: 10
How many minimum number of two input AND gates and two input OR gates are required to realize $Y = BD+CE+AB$ ? $2, 2$ $4, 2$ $3, 2$ $2, 3$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
1.1k
views
tbb-digital-logic-2
1
vote
3
answers
22
Test by Bikram | Digital Logic | Test 2 | Question: 9
A 4-bit synchronous counter uses flip-flops with propagation delay times of $15$ ns each. The maximum possible time required for change of state will be _____. $15$ ns $30$ ns $45$ ns $60$ ns
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
467
views
tbb-digital-logic-2
1
vote
1
answer
23
Test by Bikram | Digital Logic | Test 2 | Question: 8
Shifting a register content to left by one bit position is equivalent to: Division by two. Addition by two. Multiplication by two. Subtraction by two.
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
238
views
tbb-digital-logic-2
2
votes
1
answer
24
Test by Bikram | Digital Logic | Test 2 | Question: 7
The following switching functions are to be implemented using a decoder: $f1= \sum m( 1, 2, 4, 8, 10,14 ), \ f2 = \sum m( 2,5, 9,11 ), \ f3 = \sum m( 2,4,5,6,7)$ The minimum configuration of the decoder should be: $2$ – to – $4$ line $3$ – to – $8$ line $4$ – to – $16$ line $5$ – to – $32$ line
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
413
views
tbb-digital-logic-2
2
votes
1
answer
25
Test by Bikram | Digital Logic | Test 2 | Question: 6
When simplified with Boolean Algebra, $(x + y)(x + z)$ simplifies to: $x$ $x + x(y + z)$ $x(1 + yz)$ $x + yz$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
257
views
tbb-digital-logic-2
1
vote
1
answer
26
Test by Bikram | Digital Logic | Test 2 | Question: 5
The Boolean expression $ A \cdot B+ A \cdot B+ A \cdot B$ is equivalent to: $A + B$ $A \cdot B$ $A \oplus B$ $A \cdot B + A' B'$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
195
views
tbb-digital-logic-2
1
vote
1
answer
27
Test by Bikram | Digital Logic | Test 2 | Question: 4
How many Flip-Flops are required for mod –$16$ counter? $5$ $6$ $3$ $4$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
213
views
tbb-digital-logic-2
2
votes
1
answer
28
Test by Bikram | Digital Logic | Test 2 | Question: 3
What is the binary equivalent of the decimal number $368$? $101110000$ $110110000$ $111010000$ $111100000$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
179
views
tbb-digital-logic-2
1
vote
1
answer
29
Test by Bikram | Digital Logic | Test 2 | Question: 2
The inputs of a NAND gate are connected together. The resulting circuit is ______. an OR gate an AND gate a NOT gate None of the above
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
407
views
tbb-digital-logic-2
2
votes
2
answers
30
Test by Bikram | Digital Logic | Test 2 | Question: 1
A minimum sum-of-products expression of the function $F(w, x, y,z) = \Sigma m ( 0, 2, 5, 8, 10, 13, 14 )$ using Karnaugh map is: $x'z+xy+yxz$ $x'z' + xy'z + wyz'$ $x'z' + xy'z + wyz$ $x'z' + xy'z' + wyz$
Bikram
asked
in
Digital Logic
Nov 26, 2016
by
Bikram
329
views
tbb-digital-logic-2
To see more, click for the
full list of questions
or
popular tags
.
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent questions tagged tbb-digital-logic-2
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...