Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Recent questions tagged instruction-execution
1
vote
0
answers
1
No of 1 Address 2 Address 0 Address Instructions Practice
I have seen lots of questions like this : A load-store architecture in which memory operation applied only on LOAD and STORE instructions and other all operations are REG-REG instructions. Assume three address architecture. Find the minimum number of ... 3AI: 7 2AI:12 1AI:15 0AI:16 Please comment if anything wrong!!!
squirrel69
asked
in
CO and Architecture
Nov 5, 2023
by
squirrel69
237
views
machine-instruction
instruction-format
instruction-execution
3
votes
1
answer
2
Co Arcitecture
A CPU has instructions 12 bits long. The size of an address field is 4 bits. It is possible to have: 14 commands of two addresses 29 commands of an address 48 zero-address instructions. using this command form?
Greepes
asked
in
GATE
Sep 19, 2023
by
Greepes
239
views
co-and-architecture
multiple-selects
machine-instruction
instruction-execution
2
votes
3
answers
3
CO and Arcitecture | RISC | Instruction pipelining
MSQ Which among the following statements is/are TRUE for a pipelined RISC computer. PC is usually incremented during Instruction Cycle (IF,ID) PC may be incremented during Execution Cycle (EX,MA,WB) Filling the Accumulator ... during the Instruction Cycle (IF,ID) All non-register memory fetching operations are done in Load instructions only.
Souvik33
asked
in
CO and Architecture
Dec 16, 2022
by
Souvik33
778
views
pipelining
multiple-selects
co-and-architecture
machine-instruction
instruction-execution
1
vote
1
answer
4
DRDO CSE 2022 Paper 2 | Question: 3
The execution of a program occurs on a $250 \mathrm{~GHz}$ processor that executes millions of instructions. Type, $\text{CPI}$ (cycles per instruction) and $\%$ of four instructions are provided in the table. \[\begin{array}{|c|c|c|} \ ... end{array}\] Compute the average $\text{CPI}$ and $\text{MIPS}$ (millions of instructions per second) rate of the processor.
admin
asked
in
CO and Architecture
Dec 15, 2022
by
admin
464
views
drdocse-2022-paper2
co-and-architecture
instruction-execution
5-marks
descriptive
0
votes
1
answer
5
Made Esy Test Series 2022 | COA | Subject wise Q.no 17
** MSQ ** Consider the following sequence of micro-operations (μO) on a system used for instruction fetch: Where MAR is memory address register, PC is program counter, MBR is memory buffer register and IR is instruction register. And ... the following μO's can execute parallely without conflict. μO2 and μO3 μO1 and μO3 μO4 and μO3 μO2 and μO4
Souvik33
asked
in
CO and Architecture
Nov 23, 2022
by
Souvik33
556
views
co-and-architecture
made-easy-test-series
multiple-selects
test-series
instruction-execution
0
votes
1
answer
6
#Exam
Pipe line consists of 5 stages , add instruction takes 2 cycles in EX stage, mul instruction takes 3 cycles in EX stage .. If we don't use buffer in between stages(no store and forward) , what is the time taken to execute two instruction add,mul???
RamaSivaSubrahmanyam
asked
in
CO and Architecture
Sep 14, 2022
by
RamaSivaSubrahmanyam
423
views
co-and-architecture
pipelining
instruction-execution
numerical-answers
1
vote
1
answer
7
Nptel Assignment Question
The instruction $LDA$ $FF0$ (machine code of $LDA$ is $5$) is stored in location $7F0$. The contents in memory location $FF0$ are loaded into accumulator. After its execution, accumulator stores value $8$. The figure below shows a snapshot of the registers and their contents. ... $MAR = 7F0$, $IR = 5FF0$, $MBR = 5FF0$ $MAR = FF1$, $IR = 5FF0$, $MBR = 7F0$
Yaman Sahu
asked
in
CO and Architecture
Oct 7, 2021
by
Yaman Sahu
534
views
co-and-architecture
nptel-quiz
instruction-execution
23
votes
4
answers
8
GATE CSE 2021 Set 2 | Question: 53
Consider a pipelined processor with $5$ stages, $\text{Instruction Fetch} (\textsf{IF})$, $\text{Instruction Decode} \textsf{(ID)}$, $\text{Execute } \textsf{(EX)}$, $\text{Memory Access } \textsf{(MEM)}$ ... $\textit{Speedup} $ achieved in executing the given instruction sequence on the pipelined processor (rounded to $2$ decimal places) is _____________
Arjun
asked
in
CO and Architecture
Feb 18, 2021
by
Arjun
15.2k
views
gatecse-2021-set2
co-and-architecture
pipelining
instruction-execution
numerical-answers
2-marks
2
votes
3
answers
9
Ace Test Series: CO & Architecture - Instruction Execution
CPU can leave current instruction execution, without completing it for : Service of interrupt DMA Both Neither
Na462
asked
in
CO and Architecture
Jan 21, 2019
by
Na462
680
views
co-and-architecture
dma
ace-test-series
instruction-execution
0
votes
0
answers
10
MadeEasy Full Length Test 2018: CO & Architecture - Instruction Execution
A particular parallel program computation requires 100 seconds when executed on a single processor. If 40 percent of this computation is “ inherently sequential ”, then what are the theoretically best elapsed times for this program running with 2 and 4 processors, respectively ?
mehul vaidya
asked
in
CO and Architecture
Jan 12, 2019
by
mehul vaidya
643
views
co-and-architecture
instruction-execution
made-easy-test-series
1
vote
1
answer
11
Calculate number of times Zero Flag is Reset
I am getting 37.
Shubhanshu
asked
in
CO and Architecture
Jan 8, 2019
by
Shubhanshu
1.2k
views
co-and-architecture
instruction-execution
machine-instruction
0
votes
1
answer
12
Zeal Test Series 2018: CO & Architecture - Instruction Excecution
Prince Sindhiya
asked
in
CO and Architecture
Dec 8, 2018
by
Prince Sindhiya
1.1k
views
zeal
co-and-architecture
instruction-execution
zeal2018
1
vote
0
answers
13
Gradeup mocktest
In a pipelined RISC computer, where arithmetic instructions and Load/store instructions are carried out, which of the following method will not definitely help in faster execution when only load/store instruction are performed? a. increasing clock speed b. ... in the program then again forwarding that to the load instruction will increase the speed of the computation. Please guide.
V MIDHUN 2
asked
in
CO and Architecture
Mar 23, 2018
by
V MIDHUN 2
271
views
test-series
instruction-execution
1
vote
1
answer
14
MadeEasy Test Series: CO & Architecture - Instruction Execution
answer given is 3,2 the address which will be present in branch instruction will be indirect address or not?
charul
asked
in
CO and Architecture
Jan 7, 2018
by
charul
302
views
made-easy-test-series
co-and-architecture
instruction-execution
54
votes
4
answers
15
GATE CSE 2017 Set 1 | Question: 49
Consider a RISC machine where each instruction is exactly $4$ bytes long. Conditional and unconditional branch instructions use PC-relative addressing mode with Offset specified in bytes to the target location of the branch instruction. Further the Offset is ... $i,$ then the decimal value of the Offset is ____________ .
Arjun
asked
in
CO and Architecture
Feb 14, 2017
by
Arjun
14.5k
views
gatecse-2017-set1
co-and-architecture
normal
numerical-answers
instruction-execution
0
votes
1
answer
16
MadeEasy Subject Test: CO & Architecture - Instruction Execution
vaishali jhalani
asked
in
CO and Architecture
Feb 4, 2017
by
vaishali jhalani
402
views
co-and-architecture
made-easy-test-series
instruction-execution
0
votes
1
answer
17
MadeEasy Subject Test: CO & Architecture - Instruction Execution
Is this the correct answer? Explain. (as word size is 32 bits)
naveen81
asked
in
CO and Architecture
Feb 1, 2017
by
naveen81
294
views
made-easy-test-series
co-and-architecture
instruction-execution
9
votes
3
answers
18
GATE CSE 1990 | Question: 4-iii
State whether the following statements are TRUE or FALSE with reason: The flags are affected when conditional CALL or JUMP instructions are executed.
makhdoom ghaya
asked
in
CO and Architecture
Nov 23, 2016
by
makhdoom ghaya
3.2k
views
gate1990
true-false
co-and-architecture
instruction-execution
0
votes
0
answers
19
MadeEasy Test Series: CO & Architecture - Instruction Execution
vikas khuswaha
asked
in
CO and Architecture
Feb 2, 2016
by
vikas khuswaha
533
views
made-easy-test-series
co-and-architecture
instruction-execution
0
votes
1
answer
20
MadeEasy Test Series: CO & Architecture - Instruction Execution
Each word is 4b and there are 10 words 40 B 3000+40B +1 What is the actual solution ?
pC
asked
in
CO and Architecture
Jan 30, 2016
by
pC
874
views
made-easy-test-series
co-and-architecture
instruction-execution
1
vote
0
answers
21
Ace Test Series: CO & Architecture - Instruction Execution
As far as I know, HALT is always implemented as... HALT = Here: JMP Here Until user close the application, it keeps looping itself. So the address on the stack should be 1024 and not 1028.
Tushar Shinde
asked
in
CO and Architecture
Jan 24, 2016
by
Tushar Shinde
456
views
ace-test-series
co-and-architecture
instruction-execution
16
votes
2
answers
22
GATE CSE 1995 | Question: 1.2
Which of the following statements is true? ROM is a Read/Write memory PC points to the last instruction that was executed Stack works on the principle of LIFO All instructions affect the flags
Kathleen
asked
in
CO and Architecture
Oct 8, 2014
by
Kathleen
4.8k
views
gate1995
co-and-architecture
normal
instruction-execution
44
votes
5
answers
23
GATE CSE 2006 | Question: 43
Consider a new instruction named branch-on-bit-set (mnemonic bbs). The instruction bbs reg, pos, label jumps to label if bit in position pos of register operand reg is one. A register is $32$ -bits wide and the bits are numbered $0$ to $31,$ bit ... $ mask\leftarrow \text{0xffffffff} << pos$ $ mask\leftarrow pos $ $ mask\leftarrow \text{0xf}$
Rucha Shelke
asked
in
CO and Architecture
Sep 26, 2014
by
Rucha Shelke
11.0k
views
gatecse-2006
co-and-architecture
normal
instruction-execution
16
votes
2
answers
24
GATE CSE 2002 | Question: 1.13
Which of the following is not a form of memory instruction cache instruction register instruction opcode translation look-a-side buffer
Kathleen
asked
in
CO and Architecture
Sep 15, 2014
by
Kathleen
6.1k
views
gatecse-2002
co-and-architecture
easy
instruction-execution
7
votes
4
answers
25
GATE CSE 1992 | Question: 01-iv
Many of the advanced microprocessors prefetch instructions and store it in an instruction buffer to speed up processing. This speed up is achieved because ________
Kathleen
asked
in
CO and Architecture
Sep 12, 2014
by
Kathleen
3.1k
views
gate1992
co-and-architecture
easy
instruction-execution
fill-in-the-blanks
To see more, click for the
full list of questions
or
popular tags
.
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent questions tagged instruction-execution
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...