Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
CO: Cache Memory
thepeeyoosh
asked
in
CO and Architecture
Jan 11, 2018
464
views
2
votes
2
votes
co-and-architecture
cache-memory
multilevel-cache
test-series
thepeeyoosh
asked
in
CO and Architecture
Jan 11, 2018
by
thepeeyoosh
464
views
answer
comment
Follow
share this
share
2 Comments
by
Anu007
commented
Jan 11, 2018
reply
Follow
share this
is nt answer is 11 bits
0
0
by
thepeeyoosh
commented
Jan 11, 2018
reply
Follow
share this
No, ans key was given 16 bit. I have no clue about this ans.
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
2
votes
2
votes
1
answer
1
Pankaj Joshi
asked
in
CO and Architecture
Jan 23, 2017
883
views
MadeEasy Subject Test: CO & Architecture - Cache Memory
Suppose that in 250 memory references there are 30 misses in first level cache and 10 misses in second level cache. Assume that miss penalty from the L2 cache memory are 50 cycles. The hit time of L2 cache is 10 cycles ... 5 cycles. If there are 1.25 memory references per instruction, then the average stall cycles per instruction is ________.
Pankaj Joshi
asked
in
CO and Architecture
Jan 23, 2017
by
Pankaj Joshi
883
views
made-easy-test-series
co-and-architecture
multilevel-cache
cache-memory
0
votes
0
votes
1
answer
2
vaishali jhalani
asked
in
CO and Architecture
Nov 24, 2016
437
views
MadeEasy Test Series: CO & Architecture - Cache Memory
vaishali jhalani
asked
in
CO and Architecture
Nov 24, 2016
by
vaishali jhalani
437
views
made-easy-test-series
co-and-architecture
cache-memory
multilevel-cache
bad-question
0
votes
0
votes
2
answers
3
sourav.
asked
in
CO and Architecture
Jan 27, 2016
541
views
MadeEasy Test Series: CO & Architecture - Cache Memory
Suppose that in $250$ memory references, there are $30$ misses in first level cache and $10$ misses in second level cache. Assume that miss penalty from the L2 cache memory $50$ ... are $1.25$ memory references per instruction, then the average stall cycles per instruction is ________. answer given is $4$
sourav.
asked
in
CO and Architecture
Jan 27, 2016
by
sourav.
541
views
made-easy-test-series
co-and-architecture
cache-memory
multilevel-cache
0
votes
0
votes
1
answer
4
Shivangi Parashar 2
asked
in
CO and Architecture
Nov 25, 2018
1,312
views
cache memory
Consider a two-level memory hierarchy, L1 (cache) has an accessing time of 5 ns and main memory has an accessing time of 100 ns. Writing or updating contents takes 20 ns and 200 ns for L1 and main memory respectively. Assume L1 gives misses 20% ... instructions being read-only instructions. What is the average access time for the system (in ns) if it uses the WRITETHROUGH technique?
Shivangi Parashar 2
asked
in
CO and Architecture
Nov 25, 2018
by
Shivangi Parashar 2
1.3k
views
co-and-architecture
cache-memory
multilevel-cache
numerical-answers
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
