Based on the set bits appropriate set circuitry is activated and the tag bits are fed into their respective 4bits-comparators in parallel along with the TAG bits from the address; The result from all comparators goes through a multi-input OR gate to denote hit/miss.
64.3k questions
77.9k answers
244k comments
80.0k users