Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
william stalling
sally
asked
in
Operating System
May 9, 2018
136
views
0
votes
0
votes
do we have monitor ,message passing
sally
asked
in
Operating System
May 9, 2018
by
sally
136
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
1
vote
1
vote
1
answer
1
Aks9639
asked
in
Operating System
Sep 5, 2018
631
views
William stalling :Memory Management
Suppose : TLB lookup time = 20 ns TLB HIT ratio = 80% Memory access time = 75 ns Swap page time = 500000 ns 50% pages are dirty and os uses a single level page table a) what is EMAT if we assume page fault 0%? b) what is EMAT if page fault 10% ? In both cases assume cost to update TLB , page table , frame table is negligible (if needed).
Aks9639
asked
in
Operating System
Sep 5, 2018
by
Aks9639
631
views
memory-management
2
votes
2
votes
0
answers
2
Shubhanshu
asked
in
CO and Architecture
Aug 5, 2017
800
views
CO: William Stalling: Write Through and Write Back, which is more efficient.
According to my calculation, the time required in write back is 240ns and for write through it should be 1920ns. Is it correct or not?
Shubhanshu
asked
in
CO and Architecture
Aug 5, 2017
by
Shubhanshu
800
views
co-and-architecture
cache-memory
write-through
1
vote
1
vote
0
answers
3
Shubhanshu
asked
in
CO and Architecture
Aug 5, 2017
307
views
CO: William Stalling Exercise
Figure 4.10 Figure 4.12 Figure 4.15 For a) 24, 2^16, 4 words, 2^22, 2^14, 8 b) 24, 2^16, 4 words, 2^22, 2^14, 22 And for c give your answer and verify these answer?
Shubhanshu
asked
in
CO and Architecture
Aug 5, 2017
by
Shubhanshu
307
views
co-and-architecture
cache-memory
0
votes
0
votes
0
answers
4
dd
asked
in
CO and Architecture
Dec 18, 2016
413
views
William Stalling cache memory || 4.22
A computer has a cache, main memory, and a disk used for virtual memory. If a referenced word is in the cache, 20 ns are required to access it. If it is in main memory but not in the cache, 60 ns are needed to load it into the ... 9 and the main memory hit ratio is 0.6.What is the average time in nanoseconds required to access a referenced word on this system?
dd
asked
in
CO and Architecture
Dec 18, 2016
by
dd
413
views
co-and-architecture
cache-memory
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
