Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Vectored Interrupts
[closed]
Harsh Kumar
asked
in
CO and Architecture
Jun 2, 2018
closed
Jul 23, 2018
by
Harsh Kumar
502
views
0
votes
0
votes
closed with the note:
Doubt resolved - thanks to IITM S. Raman's lectures.
Are Vectored Interrupts possible in CPU having single Interrupt Request line? How/Why not?
co-and-architecture
interrupts
Harsh Kumar
asked
in
CO and Architecture
Jun 2, 2018
closed
Jul 23, 2018
by
Harsh Kumar
by
Harsh Kumar
502
views
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
2
votes
2
votes
2
answers
1
Na462
asked
in
CO and Architecture
Oct 21, 2018
1,698
views
Non Vectored Interrupt
Na462
asked
in
CO and Architecture
Oct 21, 2018
by
Na462
1.7k
views
interrupts
co-and-architecture
io-handling
1
vote
1
vote
1
answer
2
Na462
asked
in
CO and Architecture
Sep 24, 2018
828
views
Vectored I/O
Na462
asked
in
CO and Architecture
Sep 24, 2018
by
Na462
828
views
co-and-architecture
interrupts
io-handling
4
votes
4
votes
2
answers
3
Xylene
asked
in
CO and Architecture
Aug 28, 2017
3,814
views
Non vectored interrupt.
In non vectored interrupt, the address of ISR is a) assigned to fixed memory location b) obtained from interrupt vector table c) none of the above
Xylene
asked
in
CO and Architecture
Aug 28, 2017
by
Xylene
3.8k
views
co-and-architecture
interrupts
0
votes
0
votes
1
answer
4
rahul sharma 5
asked
in
CO and Architecture
May 18, 2017
1,889
views
[CO}Vectored interrupt
1. In case of vectored interrupt ,the i/o device will send vector address and then using this vector address,the IVT is referred which gives ISR address and then ISR is executed.So,the address that the I/o supplies is not the ISR ... fixed entries for ISR irrespective of vectored/non-vectored intrrupts? Is my understanding correct? Please correct me if i am missing anything?
rahul sharma 5
asked
in
CO and Architecture
May 18, 2017
by
rahul sharma 5
1.9k
views
co-and-architecture
interrupts
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy