Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
#Cache Memory
Anuj1995
asked
in
CO and Architecture
Aug 3, 2018
279
views
0
votes
0
votes
What is the probability that a 2-way associative cache with "N" lines will get a hit on an access with a stack distance of 2 (ABCA) ?
Anuj1995
asked
in
CO and Architecture
Aug 3, 2018
by
Anuj1995
279
views
answer
comment
Follow
share this
share
2 Comments
by
aambazinga
commented
Aug 3, 2018
reply
Follow
share this
Bro what is stack distance?
0
0
by
Anuj1995
commented
Aug 3, 2018
reply
Follow
share this
I don't know.............
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
0
answers
1
Anuj1995
asked
in
CO and Architecture
Aug 3, 2018
365
views
#Cache memory
Consider a 2-way set associative cache consisting of four one-word blocks. What is the number of misses given the sequence of block addresses 0,8,0,6,8,8,0,6
Anuj1995
asked
in
CO and Architecture
Aug 3, 2018
by
Anuj1995
365
views
0
votes
0
votes
0
answers
2
Anuj1995
asked
in
CO and Architecture
Aug 2, 2018
223
views
#Cache Memory
For next three question consider a 32 byte 2-way set associative cache with 4-byte cache blocks and LRU replacement policy. Following addresses (written in decimal) in the following order on an initially empty cache: 0,16,32,2,14,34,12,20,36 1) Capacity miss 2) Compulsory miss 3) Conflict miss
Anuj1995
asked
in
CO and Architecture
Aug 2, 2018
by
Anuj1995
223
views
0
votes
0
votes
0
answers
3
Amit625
asked
in
CO and Architecture
Dec 28, 2018
427
views
#Cache #EffectiveAddressTime
While calculating Effective Address Time, Should we consider sequential access or parallel access by default?
Amit625
asked
in
CO and Architecture
Dec 28, 2018
by
Amit625
427
views
co-and-architecture
cache-memory
3
votes
3
votes
2
answers
4
Ayan21
asked
in
CO and Architecture
Sep 11, 2018
989
views
#Cache
Consider a direct map cache of 8 words, with block 2 words per Block. The following sequence of access to memory block 0,5,2,7,4,0 and 4 is repeated 10 times. Q1) number of compulsory miss? Q2) number of conflict misses? Q3) The number of capacity misses?
Ayan21
asked
in
CO and Architecture
Sep 11, 2018
by
Ayan21
989
views
co-and-architecture
cache-memory
misses
numerical-answers
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
