Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Please explain this concept.
Markzuck
asked
in
CO and Architecture
Oct 26, 2018
retagged
Aug 6, 2022
by
Shubham Sharma 2
201
views
0
votes
0
votes
co-and-architecture
memory-interfacing
test-series
Markzuck
asked
in
CO and Architecture
Oct 26, 2018
retagged
Aug 6, 2022
by
Shubham Sharma 2
by
Markzuck
201
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
1
vote
1
vote
0
answers
1
Rajesh Raj
asked
in
CO and Architecture
Dec 25, 2016
759
views
test series question
Consider a system with CPI of 1.0 on a 5 GHz machine with a 2% miss rate and memory access time of 100ns. To reduce miss penalty designers decided to add a L2 cache with 5ns access time and decrease of overall main memory miss rate to 0.5%, How ... access - Adding a L2 cache with 5ns access time and decrease of overall main memory miss rate to 0.5%, what miss penalty reduced?
Rajesh Raj
asked
in
CO and Architecture
Dec 25, 2016
by
Rajesh Raj
759
views
test-series
co-and-architecture
memory-interfacing
normal
1
vote
1
vote
0
answers
2
Rajesh Raj
asked
in
CO and Architecture
Dec 25, 2016
1,011
views
ravula test
Consider a computer system in which cache memory write hit takes 10ns and and miss takes 100ns. Cache memory read hit takes 5ns and miss takes 55ns. The cache is having 90% hit. The system received 1000 fetch instructions out of which, 500 operand fetch operations and 500 operand write operations. The average time taken to execute above 1000 instructions is___________?
Rajesh Raj
asked
in
CO and Architecture
Dec 25, 2016
by
Rajesh Raj
1.0k
views
test-series
co-and-architecture
memory-interfacing
bad-question
0
votes
0
votes
1
answer
3
Jeetmoni saikia
asked
in
CO and Architecture
Oct 11, 2022
891
views
The number of address lines required to address 8 GB memory is a) 8 b) 1024 c) 32 d) 33 . Please help
Jeetmoni saikia
asked
in
CO and Architecture
Oct 11, 2022
by
Jeetmoni saikia
891
views
co-and-architecture
digital-logic
memory-interfacing
3
votes
3
votes
1
answer
4
himanshu55
asked
in
Databases
Dec 9, 2023
366
views
Can someone please explain how to solve this type of questions?
himanshu55
asked
in
Databases
Dec 9, 2023
by
himanshu55
366
views
test-series
gate-preparation
databases
ace-test-series
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
