Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
conceptual doubt
sushmita
asked
in
CO and Architecture
Dec 12, 2018
retagged
Mar 11, 2019
by
Naveen Kumar 3
529
views
0
votes
0
votes
in case of hierarchical memory organization when there is a miss in cache , we need to bring the entire block from main memory to cache so in the formula-
AMAT= H1*T1+(1-H1(T1+T2))
T1- cache access time/word
T2= memory access time/word
T2 should be the entire block transfer time right? Why in some cases we just take word access time of main memory.
also please tell me what should be T2 in case of simultaneous organization?
co-and-architecture
cache-memory
effective-memory-access
multilevel-cache
sushmita
asked
in
CO and Architecture
Dec 12, 2018
retagged
Mar 11, 2019
by
Naveen Kumar 3
by
sushmita
529
views
answer
comment
Follow
share this
share
4 Comments
Show 4 previous comments
by
goxul
commented
Dec 12, 2018
reply
Follow
share this
Oh right, I didn't see that, you're correct. It's for write policies. Yes, you're correct. Whenever a read is a miss, it is brought to the cache and read. I'll edit my comment so that other people don't get confused.
1
1
by
goxul
commented
Dec 12, 2018
reply
Follow
share this
For your other doubt, maybe this will help.
0
0
by
sushmita
commented
Dec 12, 2018
reply
Follow
share this
Thanks. Can u please share if u know about memory access time for write back policy?
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
0
answers
1
Priyansh Singh
asked
in
CO and Architecture
Jul 2, 2018
278
views
Cache Memory
Hi sir, i want to ask that how we'll come to know whether this is an independent memory organization or it is a hierarchical organization ? In case of hierarchical it's answer would've been 1.23T1 In case of independent it's answer is 1.11T1
Priyansh Singh
asked
in
CO and Architecture
Jul 2, 2018
by
Priyansh Singh
278
views
cache-memory
multilevel-cache
co-and-architecture
effective-memory-access
1
vote
1
vote
1
answer
2
Gate Fever
asked
in
CO and Architecture
Nov 28, 2018
943
views
miss penalty
Effective address time for a cache comprising of L1 and L2 cache =9ns hit ratio of L1 cache = 0.8 hit ratio of L2 cache = 0.9 memory access time =100ns Miss penalty of L1 cache = 25ns Access times for L1 and L2 caches are x and y ns; let z=x+y; what’s z?? I am getting 20.33 but the given answer is different!
Gate Fever
asked
in
CO and Architecture
Nov 28, 2018
by
Gate Fever
943
views
co-and-architecture
multilevel-cache
effective-memory-access
numerical-answers
1
vote
1
vote
0
answers
3
vishnu777
asked
in
CO and Architecture
Nov 23, 2022
306
views
Madeasy Test series
vishnu777
asked
in
CO and Architecture
Nov 23, 2022
by
vishnu777
306
views
multilevel-cache
made-easy-test-series
effective-memory-access
0
votes
0
votes
0
answers
4
Harsh Kumar
asked
in
CO and Architecture
Sep 29, 2018
268
views
Self-doubt What events happen in Cache Access duration
What events happen when we say that a cache at level i is accessed? (I am able to use the cache formulas as given in textbooks and also most of the times, I arrive at the correct answer, but I want to fully understand the basic details ... duration? Do we include any extra time for STORING the data in the level (i-1)th cache as is done here ?
Harsh Kumar
asked
in
CO and Architecture
Sep 29, 2018
by
Harsh Kumar
268
views
cache-memory
multilevel-cache
co-and-architecture
self-doubt
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy