Register
Dark Mode

Morris Mano Edition 3 Exercise 7 Question 8 (Page No. 303)

in Digital Logic
412 views
0 votes
0 votes

Design a shift register with a parallel load that operates according to the following function table:

shift load register operation
0 0 no change
0 1 load parallel data
1 x shift right

 

in Digital Logic
by
412 views

Please log in or register to answer this question.

← PreviousNext →
← Previous in categoryNext in category →

Related questions

Subscribe to GATE CSE 2024 Test Series

Subscribe to GO Classes for GATE CSE 2024

Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true

Subjects

64.3k questions

77.9k answers

244k comments

80.0k users

Developed by Chun
Link Copied!