Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
NIELIT 2017 DEC Scientist B - Section B: 49
admin
asked
in
CO and Architecture
Mar 30, 2020
retagged
Oct 21, 2020
by
Krithiga2101
1,667
views
0
votes
0
votes
Which of the following is
false
?
Interrupts which are initiated by an instruction are software interrupts
When a subroutine is called, the address of the instruction following the CALL instruction is stored in the stack pointer
A micro program which is written as $0$’s and $1$’s is a binary micro program
None of the options
nielit2017dec-scientistb
co-and-architecture
interrupts
instruction-format
admin
asked
in
CO and Architecture
Mar 30, 2020
retagged
Oct 21, 2020
by
Krithiga2101
by
admin
1.7k
views
answer
comment
Follow
share this
share
3 Comments
by
Ashwin Kulkarni
commented
Dec 18, 2017
reply
Follow
share this
Nothing is false here!
option D
2
2
by
habedo007
commented
Apr 10, 2020
reply
Follow
share this
In option (B), the line "address of the instruction following the CALL..." will mean the instruction which will be executed after the subroutine right? won't it be stored in PC?
1
1
by
sachin486
commented
Aug 18, 2020
reply
Follow
share this
yeah i think so
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
1
Answer
0
votes
0
votes
All are true hence ans D
anurag sharma
answered
Aug 19, 2020
by
anurag sharma
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
Answer:
D
← Previous
Next →
← Previous in category
Next in category →
Related questions
3
votes
3
votes
5
answers
1
admin
asked
in
CO and Architecture
Mar 30, 2020
2,880
views
NIELIT 2017 DEC Scientist B - Section B: 6
A stack organized computer has which of the following instructions? zero-address one-address two-address three-address
admin
asked
in
CO and Architecture
Mar 30, 2020
by
admin
2.9k
views
nielit2017dec-scientistb
co-and-architecture
instruction-format
1
vote
1
vote
3
answers
2
admin
asked
in
CO and Architecture
Mar 30, 2020
4,431
views
NIELIT 2017 DEC Scientist B - Section B: 40
Which of the following is/are not features of RISC processor? Large number of addressing modes. Uniform instruction set. (i) Only (ii) Only Both (i) and (ii) None of the options
admin
asked
in
CO and Architecture
Mar 30, 2020
by
admin
4.4k
views
nielit2017dec-scientistb
co-and-architecture
addressing-modes
instruction-format
0
votes
0
votes
4
answers
3
admin
asked
in
CO and Architecture
Mar 30, 2020
1,607
views
NIELIT 2017 DEC Scientist B - Section B: 4
In a cache memory if total number of sets are ‘$s$’, then the set offset is: $2^8$ $\log_2s$ $s^2$ $s$
admin
asked
in
CO and Architecture
Mar 30, 2020
by
admin
1.6k
views
nielit2017dec-scientistb
co-and-architecture
cache-memory
4
votes
4
votes
5
answers
4
admin
asked
in
CO and Architecture
Mar 30, 2020
5,002
views
NIELIT 2017 DEC Scientist B - Section B: 13
Consider a non-pipelined machine with $6$ stages; the lengths of each stage are $\text{20ns, 10ns, 30ns,25ns, 40 ns}$ and $\text{15ns}$ respectively. Suppose for implementing the pipelining the machine adds $\text{5 ns}$ of overhead to each stage ... What is the speed up factor of the pipelining system (ignoring any hazard impact)? $7$ $14$ $3.11$ $6.22$
admin
asked
in
CO and Architecture
Mar 30, 2020
by
admin
5.0k
views
nielit2017dec-scientistb
co-and-architecture
pipelining
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy