Consider a hypothetical processor which supports expand opcode technique. A 32
bit instruction is place in 256MW memory. If there exist 10, one address instruction
then how many zero-address instruction are possible.
64.3k questions
77.9k answers
244k comments
80.0k users