Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Arihant Gate Tutor
arkaprava_gupta
asked
in
CO and Architecture
Dec 23, 2022
edited
Dec 23, 2022
by
arkaprava_gupta
501
views
0
votes
0
votes
Memory mapping table is used to
(a) Translate virtual address to physical address
(b) Translate physical address to virtual address
(c) Both
(d) None
operating-system
co-and-architecture
virtual-memory
arkaprava_gupta
asked
in
CO and Architecture
Dec 23, 2022
edited
Dec 23, 2022
by
arkaprava_gupta
by
arkaprava_gupta
501
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
3
Answers
0
votes
0
votes
For a given process, the page table/memory mapping table is bijective. Generally it is used to translate virtual address to physical address but becaus of its bijective nature should work the other way as well.
RinkeshP
answered
Dec 23, 2022
by
RinkeshP
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
0
votes
0
votes
The correct answer is (a) Translate virtual address to physical address. Memory mapping tables are used to translate virtual addresses to physical addresses so that the processor can access data stored in main memory.
Johnny1001
answered
Jan 15, 2023
by
Johnny1001
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
0
votes
0
votes
See CPU generates Virtual Address/ Logical address which gets mapped to Physical address so the answer should be option a
Vasudevarnabmessi
answered
Jan 22, 2023
by
Vasudevarnabmessi
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
2
answers
1
arkaprava_gupta
asked
in
CO and Architecture
Dec 23, 2022
1,464
views
Arihant Gate Tutor
If a processor has 32-bit virtual address, 28-bit physical address, 2 kb pages. How many bits are required for the virtual, physical page number? 17, 21 21, 17 6, 10 None The answer given is b. 21, 17
arkaprava_gupta
asked
in
CO and Architecture
Dec 23, 2022
by
arkaprava_gupta
1.5k
views
co-and-architecture
virtual-memory
operating-system
registers
0
votes
0
votes
1
answer
2
arkaprava_gupta
asked
in
CO and Architecture
Dec 23, 2022
321
views
Arihant Gate Tutor
Which of the following processor registers are used for fetch and execute operations ? Program Counter Instruction Register Address Register Options : a and b b and c a and c None of these
arkaprava_gupta
asked
in
CO and Architecture
Dec 23, 2022
by
arkaprava_gupta
321
views
co-and-architecture
registers
microprocessors
0
votes
0
votes
2
answers
3
rajRaunakKumar
asked
in
Operating System
Jan 21
241
views
Arihant Gate Tutor Operating System Intro Excercise 1
6. Consider a set of 5 processes whose arrival time, CPU time needed are given below. Process Arrival time CPU time P1 0 10 Pā 0 5 P3 2 3 P4 5 20 P5 10 2 If the CPU scheduling is SJF with pre-emption, the average waiting time will be (a) 8 ms (b) 14 ms (c) 6.2 ms (d) None of these
rajRaunakKumar
asked
in
Operating System
Jan 21
by
rajRaunakKumar
241
views
operating-system
process-scheduling
0
votes
0
votes
1
answer
4
arkaprava_gupta
asked
in
Computer Networks
Nov 7, 2022
571
views
Arihant Gate Tutor 2023
Which of the following TCP/IP protocol is used for file transfer with minimal capability and minimal overhead ? RARP FTP TFTP Telnet The correct answer is c. TFTP Could someone explain how ?
arkaprava_gupta
asked
in
Computer Networks
Nov 7, 2022
by
arkaprava_gupta
571
views
computer-networks
tcp
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy