Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
suppose the table T has 11 memory location T[1],T[2],....,T[11] and suppose the file F consist of 8 record A,B,C,D,E,X,Y,Z and with following hash adderess Record :A,B,C,D,E,X,Y,Z H(k) :4,8,2,11,4,11,6,1,.Suppose the 8 record are entered into the table T in the reverse order Z,Y,X,E,D,C,B,A,.show how the file F appears in memory and also find that the average number of 'S' of probs for a successful search and the average number of 'U' of unsuccessful search.
MrKaushalKumar
asked
in
Algorithms
Oct 26, 2023
361
views
0
votes
0
votes
MrKaushalKumar
asked
in
Algorithms
Oct 26, 2023
by
MrKaushalKumar
361
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
1
answer
1
jakes
asked
in
Digital Logic
Mar 22, 2023
1,000
views
A certain 4 input gate called a LEMON gate realizes the function LEMON(A,B,C,D) = BC(A+D). Show a realization of the function f (w,x,y,z) = Σ(0, 1, 6, 9, 10, 11, 14, 15) with only three LEMON gates and one OR gate. (Assume complemented inputs as available).
jakes
asked
in
Digital Logic
Mar 22, 2023
by
jakes
1.0k
views
digital-logic
0
votes
0
votes
0
answers
2
M.Zain
asked
in
Digital Logic
Dec 30, 2022
576
views
A sequential circuit has two D flip-flops, two inputs x and y, and one output Z is specified by the following next-state and output equations A(t+1) = xy’ + x B B(t+1) = xA +xB’ Z = A (a) Draw the logic diagram of the circuit. (b) List the state table for the sequential circuit. (c) Draw the corresponding state diagram.
M.Zain
asked
in
Digital Logic
Dec 30, 2022
by
M.Zain
576
views
digital-logic
sequential-circuit
output
0
votes
0
votes
0
answers
3
ruchibhandari3107
asked
in
Computer Networks
Nov 27, 2022
408
views
U = set-up time for circuit switch (seconds) Y = transmission delay per link (seconds) (also called “transfer delay”) L = message length (bits) >0 R = transmission rate (bits per second) >0 (also called “placement rate”) H = header size (bits) =>0 P = packet size (bits) >H (note that this is the total packet size, i.e. header + data) X = decision time per packet (also called “packet routing delay”) 1. If L=1000, Y=1, R=4000 and U=1, choose a value of X. What is the total transmission time in the circuit switch network and packet switched network? Consider P=125 and H=25. (3 marks)
ruchibhandari3107
asked
in
Computer Networks
Nov 27, 2022
by
ruchibhandari3107
408
views
computer-networks
packet-switching
routing
0
votes
0
votes
0
answers
4
Jeetmoni saikia
asked
in
Programming in C
Oct 10, 2022
566
views
Consider the following class definitions in a hypothetical Object Oriented language that supports inheritance and uses dynamic binding. The language should not be assumed to be either Java or C++, though the syntax is similar. Class P { void f(int i) { print(i); } } Class Q subclass of P { void f(int i) { print(2*i); } } Now consider the following program fragment: P x = new Q(); Q y = new Q(); P z = new Q(); x.f(1); ((P)y).f(1); z.f(1); Here ((P)y) denotes a typecast of y to P. The output produced by executing the above program fragment will be (A) 1 2 1 (B) 2 1 1 (C) 2 1 2 (D) 2 2 2
Jeetmoni saikia
asked
in
Programming in C
Oct 10, 2022
by
Jeetmoni saikia
566
views
programming
object-oriented-programming
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy