@

Dark Mode

Profile
Edit my Profile
Messages
My favorites

Register

Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams

Dark Mode

Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 8

Bikram asked in CO and Architecture Nov 25, 2016 edited Sep 16, 2019 by Counsellor

335 views

0 votes

0 votes

A link between the CPU and the user is provided by:

Peripheral Devices
Storage
Control Unit
Software

tbb-coa-1
co-and-architecture

Bikram asked in CO and Architecture Nov 25, 2016 edited Sep 16, 2019 by Counsellor

by Bikram

335 views

0 Comments

Please log in or register to add a comment.

Please log in or register to answer this question.

1 Answer

0 votes

0 votes

Best answer

A. Peripheral Devices ....

Bikram answered Sep 16, 2019

by Bikram

1 comment

by Bikram

commented Sep 16, 2019

The linkage is peripheral devices ...

Explanation: A peripheral device are called as a computer hardware devices such as printer and keyboard.

They are not an internal part of the computer system they are connected to the computer and used.

There are two types of peripheral devices they are internal and external.

Keyboard, mouse, scanner, printer are the examples of external peripherals. CD drive, ROM drive are the examples of internal peripherals .

1

1

Please log in or register to add a comment.

Answer:

← Previous Next →

← Previous in category Next in category →

Related questions

1 vote

1 vote

3 answers

1

Bikram asked in CO and Architecture Nov 25, 2016

406 views

Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 30
Consider the following program segment for a CPU having three Registers $R1, R2,$ and $R3$ ... the Multiply' instruction is being executing by the CPU, then the return address saved onto the stack will be _______.

Bikram asked in CO and Architecture Nov 25, 2016

by Bikram

406 views

tbb-coa-1
co-and-architecture
numerical-answers

1 vote

1 vote

1 answer

2

Bikram asked in CO and Architecture Nov 25, 2016

419 views

Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 29
A CPU has a $32$ KB direct-mapped cache with $128$byte block size. $'A'$ is a two dimensional array of size $512 \times 512$ with elements that occupy $8$bytes each. for (j=0; j<512; j++) { for (i=0; i<512; i++) { x + ... i]; } } The number of cache misses in row major order is: $2^{11}$ $2^{14}$ $2^{18}$ $2^{15}$

Bikram asked in CO and Architecture Nov 25, 2016

by Bikram

419 views

tbb-coa-1
co-and-architecture

1 vote

1 vote

1 answer

3

Bikram asked in CO and Architecture Nov 25, 2016

452 views

Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 28
A computer system has a main memory consisting of $1$M $16$-bit words. It also has a $4$K-word cache organized in the block-set-associative manner (with $4$ blocks per set and $64$ words per block). Assume that the cache ... . [Assume that the LRU algorithm is used for block replacement.] $3.19$ $3.16$ $2.15$ $2.19$

Bikram asked in CO and Architecture Nov 25, 2016

by Bikram

452 views

tbb-coa-1
co-and-architecture

0 votes

0 votes

1 answer

4

Bikram asked in CO and Architecture Nov 25, 2016

262 views

Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 27
The memory unit of a computer has $256$ K words of $32$ bits each. The computer has an instruction format with four fields: an operation code field, a mode field (to specify one of seven addressing modes), a register address field (to ... Register address Memory address $6,5,3,18$ $5,6,3,18$ $5,18,6,3$ $5,3,6,18$

Bikram asked in CO and Architecture Nov 25, 2016

by Bikram

262 views

tbb-coa-1
co-and-architecture
instruction-format

Subscribe to GATE CSE 2024 Test Series

Subscribe to GO Classes for GATE CSE 2024

Quick search syntax

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

Recent Posts

Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes

Subjects

All categories
General Aptitude (3.5k)
Engineering Mathematics (10.4k)
Digital Logic (3.6k)
Programming and DS (6.2k)
Algorithms (4.8k)
Theory of Computation (6.9k)
Compiler Design (2.5k)
Operating System (5.2k)
Databases (4.8k)
CO and Architecture (4.0k)
Computer Networks (4.9k)
Artificial Intelligence (79)
Machine Learning (48)
Data Mining and Warehousing (25)
Non GATE (1.4k)
Others (2.7k)
Admissions (684)
Exam Queries (1.6k)
Tier 1 Placement Questions (17)
Job Queries (80)
Projects (11)
Unknown Category (870)

64.3k questions

77.9k answers

244k comments

80.0k users

Recent Blog Comments

category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...

Send feedback
Rank Predictor
College Prediction
Useful Links
FAQ
Corrections
Discuss
Copyright
Request
Testimonials
Chat Logs
Chat
Badges
Search tips
Exam Category
Blog Category
Blog Tags
Privacy
Test Series
GATER
Refund Policy
Terms and Conditions
Contact Us

Developed by Chun

Twitter WhatsApp Facebook Reddit LinkedIn Email

Link Copied!