1st of all TLB generally to be appropriate its store in cache , and in the TLB the entry is store not the data (i mean frame ) . So if TLB hit then we are getting the physical address of the corresponding logical address ( not the frame ) . Then it will search for that frame in cache then it will be cache hit if not then it will go for MM .