Suppose when there is cache “Miss” then memory Access is 30ns
and when cache “Hit” then memory access time is 3ns
if 80% is cache hit then effective memory access
64.3k questions
77.9k answers
244k comments
80.0k users