Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Filter
User Overflow04
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
Recent activity by Overflow04
1
answer
1
Algorithm
Answer ????
asked
in
Algorithms
Aug 13, 2023
254
views
algorithms
time-complexity
1
answer
2
Operating System
In Dining philosopher's problem, there are 8 number of diners and X number of chopsticks. What is the minimum value of X which ensures that therewill be no deadlock Note: Even number philosopher takes left fork first and odd number philosopher takes right fork first.
commented
in
Operating System
Jan 25, 2023
546
views
operating-system
self-doubt
0
answers
3
Databases
Please explain option c.
asked
in
Databases
Jan 25, 2023
240
views
databases
test-series
0
answers
4
COA
Which of the following is/are true for a CPU which does not have any stack pointer registers? A Interrupts are not possible. B All subroutine calls and interrupts are possible. C It cannot have nested subroutines call. D It cannot have subroutine call instruction.
asked
in
CO and Architecture
Jan 24, 2023
492
views
co-and-architecture
self-doubt
interrupts
1
answer
5
Programming
Someone please explain. Function of ‘^’
asked
in
Programming in C
Jan 24, 2023
276
views
programming-in-c
made-easy-test-series
5
answers
6
GATE CSE 2003 | Question: 21
Consider the following graph: Among the following sequences: abeghf abfehg abfhge afghbe Which are the depth-first traversals of the above graph? I, II and IV only I and IV only II, III and IV only I, III and IV only
commented
in
Algorithms
Jan 15, 2023
12.9k
views
gatecse-2003
algorithms
graph-algorithms
normal
graph-search
1
answer
7
Operating System
When a page is referred for the first time, then it will be counted in page fault or not?. E.g page reference 1,2,3,4,2,1. LRU is used with 3 frames(initially empty).
asked
in
Operating System
Jan 7, 2023
668
views
operating-system
self-doubt
page-fault
5
answers
8
GATE CSE 2015 Set 3 | Question: 27
Assume that a mergesort algorithm in the worst case takes $30$ seconds for an input of size $64$. Which of the following most closely approximates the maximum input size of a problem that can be solved in $6$ minutes? $256$ $512$ $1024$ $2018$
commented
in
Algorithms
Jan 3, 2023
20.0k
views
gatecse-2015-set3
algorithms
sorting
1
answer
9
Programming
Why nothing is printed for %c.
asked
in
Programming in C
Jan 3, 2023
322
views
programming
self-doubt
1
answer
10
Operating System
How c came into picture.
asked
in
Operating System
Dec 31, 2022
320
views
operating-system
counting
deadlock-prevention-avoidance-detection
test-series
9
answers
11
GATE CSE 2005 | Question: 61
Consider line number $3$ of the following C-program. int main() { /*Line 1 */ int I, N; /*Line 2 */ fro (I=0, I<N, I++); /*Line 3 */ } Identify the compiler’s response about this line while creating the object-module: No compilation error Only a lexical error Only syntactic errors Both lexical and syntactic errors
commented
in
Compiler Design
Dec 30, 2022
21.5k
views
gatecse-2005
compiler-design
compilation-phases
normal
2
answers
12
GATE CSE 1992 | Question: 11b
Write $3$ address intermediate code (quadruples) for the following boolean expression in the sequence as it would be generated by a compiler. Partial evaluation of boolean expressions is not permitted. Assume the usual rules of precedence of the operators.$(a+b) > (c+d) \text{ or } a > c \text{ and }b < d$
commented
in
Compiler Design
Dec 30, 2022
2.6k
views
gate1992
compiler-design
syntax-directed-translation
intermediate-code
descriptive
2
answers
13
GATE CSE 1988 | Question: 10ib
Consider the following grammar: $S \rightarrow S$ $S \rightarrow SS \mid a \mid \epsilon$ Indicate the shift-reduce and reduce-reduce conflict (if any) in the various states of the $\text{LR(0)}$ parser.
commented
in
Compiler Design
Dec 27, 2022
2.2k
views
gate1988
compiler-design
descriptive
grammar
parsing
2
answers
14
GATE CSE 2004 | Question: 8
Which of the following grammar rules violate the requirements of an operator grammar? $P, Q, R$ are nonterminals, and $r, s, t$ are terminals. $P \rightarrow Q R$ $P \rightarrow Q s R$ $P \rightarrow \: \varepsilon$ $P \rightarrow Q t R r $ (I) only (I) and (III) only (II) and (III) only (III) and (IV) only
commented
in
Compiler Design
Dec 27, 2022
11.0k
views
gatecse-2004
compiler-design
grammar
normal
1
answer
15
Algorithms
What is the logic applied here.
commented
in
Algorithms
Dec 26, 2022
514
views
algorithms
test-series
array
2
answers
16
GATE IT 2007 | Question: 8
The following circuit implements a two-input AND gate using two $2-1$ multiplexers. What are the values of $X_1, X_2, X_3$? $X_1 = b, X_2 = 0, X_3 = a$ $X_1 = b, X_2 = 1, X_3 = b$ $X_1 = a, X_2 = b, X_3 = 1$ $X_1 = a, X_2 = 0, X_3 = b$
commented
in
Digital Logic
Dec 22, 2022
7.4k
views
gateit-2007
digital-logic
normal
multiplexer
5
answers
17
GATE CSE 2001 | Question: 2.11
Consider the circuit shown below. The output of a $2:1$ MUX is given by the function $(ac' + bc)$. Which of the following is true? $f=X_1'+X_2$ $f=X_1'X_2+X_1X_2'$ $f=X_1X_2+X_1'X_2'$ $f=X_1+X_2'$
commented
in
Digital Logic
Dec 22, 2022
11.3k
views
gatecse-2001
digital-logic
normal
multiplexer
0
answers
18
Operating System
Which of the following is correct? 1)In acyclic-graph directory, a file can have two different relative path name, but not two different absolute path name. 2)A dangling pointer possible for a file in tree-structured directories. 3)If Access Control List (ACL) ... directory, then size of a directory entry (with attributes) will be variable. 4)None of the above Answer given is 3
edited
in
Operating System
Dec 16, 2022
468
views
operating-system
test-series
file-system
4
answers
19
GATE CSE 2021 Set 2 | Question: 42
Consider the following multi-threaded code segment (in a mix of C and pseudo-code), invoked by two processes $P_1$ and $P_2$, and each of the processes spawns two threads $T_1$ and $T_2$: int x = 0; // global Lock L1; // global main () { create a ... the value of $y$ as $2.$ Both $T_1$ and $T_2$, in both the processes, will print the value of $y$ as $1.$
commented
in
Operating System
Dec 11, 2022
10.2k
views
gatecse-2021-set2
multiple-selects
operating-system
threads
2-marks
2
answers
20
GATE CSE 2001 | Question: 12
Consider a $5-$stage pipeline - IF (Instruction Fetch), ID (Instruction Decode and register read), EX (Execute), MEM (memory), and WB (Write Back). All (memory or register) reads take place in the second phase of a clock cycle ... Show all data dependencies between the four instructions. Identify the data hazards. Can all hazards be avoided by forwarding in this case.
commented
in
CO and Architecture
Dec 5, 2022
17.4k
views
gatecse-2001
co-and-architecture
pipelining
normal
descriptive
3
answers
21
GATE CSE 2015 Set 2 | Question: 42
Consider a processor with byte-addressable memory. Assume that all registers, including program counter (PC) and Program Status Word (PSW), are size of two bytes. A stack in the main memory is implemented from memory location $(0100)_{16}$ and it grows upward. The stack ... value of the stack pointer is: $(016A)_{16}$ $(016C)_{16}$ $(0170)_{16}$ $(0172)_{16}$
commented
in
CO and Architecture
Dec 3, 2022
16.9k
views
gatecse-2015-set2
co-and-architecture
machine-instruction
easy
4
answers
22
GATE CSE 2009 | Question: 8, UGCNET-June2012-III: 58
A CPU generally handles an interrupt by executing an interrupt service routine: As soon as an interrupt is raised. By checking the interrupt register at the end of fetch cycle. By checking the interrupt register after finishing the execution of the current instruction. By checking the interrupt register at fixed time intervals.
commented
in
CO and Architecture
Dec 3, 2022
15.9k
views
gatecse-2009
co-and-architecture
interrupts
normal
ugcnetcse-june2012-paper3
7
answers
23
GATE CSE 2018 | Question: 5
Consider the following processor design characteristics: Register-to-register arithmetic operations only Fixed-length instruction format Hardwired control unit Which of the characteristics above are used in the design of a RISC processor? I and II only II and III only I and III only I, II and III
commented
in
CO and Architecture
Dec 2, 2022
12.0k
views
gatecse-2018
co-and-architecture
cisc-risc-architecture
easy
1-mark
0
answers
24
Databases
How to identify many to many relationship. Can R2 be one to one.
commented
in
Databases
Nov 29, 2022
338
views
test-series
databases
relational-model
1
answer
25
Databases
In Query1, how mid is projected from did.?????????/
asked
in
Databases
Nov 29, 2022
251
views
databases
test-series
1
answer
26
GATE CSE 2002 | Question: 22
Construct all the parse trees corresponding to $i + j * k$ for the grammar $E \rightarrow E+E$ $E \rightarrow E*E$ $E \rightarrow id$ In this grammar, what is the precedence of the two operators $*$ and $+$? If only one parse tree is desired for any string in the same language, what changes are to be made so that the resulting LALR(1) grammar is unambiguous?
commented
in
Compiler Design
Nov 28, 2022
3.8k
views
gatecse-2002
compiler-design
parsing
normal
descriptive
0
answers
27
Computer Networks
Number of packets readily available in the buffer are 10. 4 bit sequence number is used. The maximum number of outstanding frames are Answer given is: 10
asked
in
Computer Networks
Nov 28, 2022
384
views
computer-networks
test-series
1
answer
28
Computer Networks
I am getting M1 as correct.
commented
in
Computer Networks
Nov 19, 2022
405
views
computer-networks
test-series
ip-address
1
answer
29
Computer Networks
Since 8 bit delimeter pattern = 01111110. So whenever 0111111( 6’s ones) is matched we will add one extra bit. But in the solution extra bit is added just after 011111(5’s ones).
asked
in
Computer Networks
Nov 18, 2022
318
views
computer-networks
test-series
0
answers
30
Computer Networks
What is the significance of this line(highlighted part): Node D get this flood packet from nodes C, F,B,E in this order. Other things are clear to me.
asked
in
Computer Networks
Nov 18, 2022
364
views
computer-networks
routers-bridge-hubs-switches
test-series
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...