Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Digital Problem - Why we take 8 flip flops . Why not 9?
Devwritt
asked
in
Digital Logic
Jan 10, 2017
291
views
0
votes
0
votes
Devwritt
asked
in
Digital Logic
Jan 10, 2017
by
Devwritt
291
views
answer
comment
Follow
share this
share
3 Comments
by
thor
commented
Jan 10, 2017
reply
Follow
share this
https://gateoverflow.in/103373/counter
0
0
by
mcjoshi
commented
Jan 10, 2017
reply
Follow
share this
Freq = 10MHz
Tclk = 1/10Mhz = 100ns
$t_{clk} \ge n*t_{pd}$
$100 \ge n*12$
$n \le 8.33$
I hope this answers Why 8?
2
2
by
Devwritt
commented
Jan 10, 2017
reply
Follow
share this
Thank You @mcjoshi
1
1
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
1
vote
1
vote
1
answer
1
Shubham Sahu
asked
in
Digital Logic
Jul 4, 2015
3,635
views
how many flip flops are required to design modulo-272 counter A.8 B.9 C.27 D.11
THE
Shubham Sahu
asked
in
Digital Logic
Jul 4, 2015
by
Shubham Sahu
3.6k
views
digital-logic
4
votes
4
votes
2
answers
2
Manoja Rajalakshmi A
asked
in
Digital Logic
Nov 13, 2017
1,203
views
Virtual Gate Test Series: Digital Logic - Flip Flops
Manoja Rajalakshmi A
asked
in
Digital Logic
Nov 13, 2017
by
Manoja Rajalakshmi A
1.2k
views
digital-logic
sequential-circuit
flip-flop
circuit-output
virtual-gate-test-series
0
votes
0
votes
1
answer
3
Samujjal Das
asked
in
Digital Logic
Feb 7, 2017
1,293
views
Virtual Gate Test Series: Digital Logic - Flip Flops
The following sequential circuit has initial state $QAQB = 00$ with one input $X$ and one output $Z.$ What is the minimum input sequence which takes the machine to state $11?$ $(A) 00$ $(B) 10$ $(C) 11$ $(D)$ State $11$ is not reachable
Samujjal Das
asked
in
Digital Logic
Feb 7, 2017
by
Samujjal Das
1.3k
views
digital-logic
sequential-circuit
flip-flop
virtual-gate-test-series
0
votes
0
votes
2
answers
4
Ajeet Singh
asked
in
Algorithms
Apr 20, 2018
586
views
Why we take min heap in optimal merge pattern
Ajeet Singh
asked
in
Algorithms
Apr 20, 2018
by
Ajeet Singh
586
views
binary-heap
merging
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
