How the "caching disabled" bit in page table entry prevent caching of I/O registers?

Question

I mean, how is it possible? We cant access page table before looking into cache? I think I am missing some point.

 

Thanks in advance.

Answer 1

I get it. Before moving a page into cache , its cache disabled bit is checked from page table entry. If it is 1, the page is not moved into cache.