Gate questions

gauravkc asked in CO and Architecture Sep 30, 2018 edited Aug 17, 2022 by Shubham Sharma 2

374 views

0 votes

https://gateoverflow.in/1657/gate1998-1-20

https://gateoverflow.in/1300/gate2009-8-ugcnet-june2012-iii-58

The answer assumes execution means the execute phase in a pipelined system while in the other answer, execution means the execution of an entire instruction.

How to know when to assume what?

Option C is considered as wrong in the first link while it is the correct answer in the second link.

interrupts
co-and-architecture
self-doubt

gauravkc asked in CO and Architecture Sep 30, 2018 edited Aug 17, 2022 by Shubham Sharma 2

by gauravkc

374 views

0 Comments

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

← Previous Next →

← Previous in category Next in category →

Related questions

0 votes

0 answers

Overflow04 asked in CO and Architecture Jan 24, 2023

494 views

COA
Which of the following is/are true for a CPU which does not have any stack pointer registers? A Interrupts are not possible. B All subroutine calls and interrupts are possible. C It cannot have nested subroutines call. D It cannot have subroutine call instruction.

Overflow04 asked in CO and Architecture Jan 24, 2023

by Overflow04

494 views

co-and-architecture
self-doubt
interrupts

11 votes

2 answers

admin asked in CO and Architecture Feb 15, 2023

7,863 views

GATE CSE 2023 | Question: 24
A keyboard connected to a computer is used at a rate of $1$ keystroke per second. The computer system polls the keyboard every $10 \mathrm{~ms}$ (milli seconds) to check for a keystroke and consumes $100\; \mu \mathrm{s}$ (micro seconds) for ... interrupt and processing a keystroke. The ratio $\dfrac{T_{1}}{T_{2}}$ is _____________. (Rounded off to one decimal place)

admin asked in CO and Architecture Feb 15, 2023

by admin

7.9k views

gatecse-2023
co-and-architecture
interrupts
numerical-answers
1-mark

11 votes

1 answer

Arjun asked in CO and Architecture Feb 12, 2020

8,601 views

GATE CSE 2020 | Question: 3
Consider the following statements. Daisy chaining is used to assign priorities in attending interrupts. When a device raises a vectored interrupt, the CPU does polling to identify the source of interrupt. In polling, the CPU periodically checks the status bits to know if any ... . Which of the above statements is/are TRUE? Ⅰ and Ⅱ only Ⅰ and Ⅳ only Ⅰ and Ⅲ only Ⅲ only

Arjun asked in CO and Architecture Feb 12, 2020

by Arjun

8.6k views

gatecse-2020
co-and-architecture
interrupts
1-mark

Subscribe to GATE CSE 2024 Test Series

Subscribe to GO Classes for GATE CSE 2024

Quick search syntax

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

Subjects

All categories
General Aptitude (3.5k)
Engineering Mathematics (10.4k)
Digital Logic (3.6k)
Programming and DS (6.2k)
Algorithms (4.8k)
Theory of Computation (6.9k)
Compiler Design (2.5k)
Operating System (5.2k)
Databases (4.8k)
CO and Architecture (4.0k)
Computer Networks (4.9k)
Artificial Intelligence (79)
Machine Learning (48)
Data Mining and Warehousing (25)
Non GATE (1.4k)
Others (2.7k)
Admissions (684)
Exam Queries (1.6k)
Tier 1 Placement Questions (17)
Job Queries (80)
Projects (11)
Unknown Category (870)

64.3k questions

77.9k answers

244k comments

80.0k users

Recent Blog Comments

category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...

Send feedback
Rank Predictor
College Prediction
Useful Links
FAQ
Corrections
Discuss
Copyright
Request
Testimonials
Chat Logs
Chat
Badges
Search tips
Exam Category
Blog Category
Blog Tags
Privacy
Test Series
GATER
Refund Policy
Terms and Conditions
Contact Us

Developed by Chun