Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Digital topic test
Prince Sindhiya
asked
in
Digital Logic
Oct 7, 2018
320
views
1
vote
1
vote
I am confused between option B) and D)
digital-logic
test-series
sequential-circuit
Prince Sindhiya
asked
in
Digital Logic
Oct 7, 2018
by
Prince Sindhiya
320
views
answer
comment
Follow
share this
share
3 Comments
by
Utkarsh Joshi
commented
Oct 7, 2018
reply
Follow
share this
i m getting B. is it correct??
0
0
by
Magma
commented
Oct 7, 2018
reply
Follow
share this
I think option C is right
0
0
by
Prince Sindhiya
commented
Oct 7, 2018
reply
Follow
share this
Yeah option B) is correct and
Utkarsh please tell me that how to say that it stays at 0 means is always we will give the input only when clock is 0 and D as 1 ?
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
0
answers
1
Prince Sindhiya
asked
in
Digital Logic
Oct 7, 2018
334
views
Digital topic test
Prince Sindhiya
asked
in
Digital Logic
Oct 7, 2018
by
Prince Sindhiya
334
views
digital-logic
sequential-circuit
0
votes
0
votes
0
answers
2
Prince Sindhiya
asked
in
Digital Logic
Oct 7, 2018
207
views
Digital topic test
Prince Sindhiya
asked
in
Digital Logic
Oct 7, 2018
by
Prince Sindhiya
207
views
digital-logic
test-series
0
votes
0
votes
1
answer
3
Prince Sindhiya
asked
in
Digital Logic
Oct 7, 2018
473
views
Digital topic test
Please explain it i am not understanding the working of it .
Prince Sindhiya
asked
in
Digital Logic
Oct 7, 2018
by
Prince Sindhiya
473
views
digital-logic
test-series
0
votes
0
votes
0
answers
4
Redcom1988
asked
in
Digital Logic
Dec 23, 2023
179
views
A variation on Digital Logic: Morris Mano Edition 3 Exercise 7 Question 4 (Page No. 303)
Design a counter according to the state diagram above using only NAND gates and JK Flip-flops (if needed) complete with state tables
Redcom1988
asked
in
Digital Logic
Dec 23, 2023
by
Redcom1988
179
views
digital-logic
morris-mano
sequential-circuit
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
