Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Set associative mapping
Alakhator
asked
in
CO and Architecture
Oct 19, 2018
retagged
Aug 7, 2022
by
Shubham Sharma 2
676
views
0
votes
0
votes
What is the number of multiplexers required in set associative mapping hardware ? Given set bits are S, tag bits are T and word bits are W.
co-and-architecture
cache-memory
multiplexer
Alakhator
asked
in
CO and Architecture
Oct 19, 2018
retagged
Aug 7, 2022
by
Shubham Sharma 2
by
Alakhator
676
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
2
Answers
1
vote
1
vote
It will depend upon associativity of cache suppose cache is k way associative.
That means k blocks are present in one set than 1 k×1 mux is required inorder to choose 1 block from k
Deep Learner
answered
Oct 19, 2018
by
Deep Learner
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
1
vote
1
vote
We need mux to select tag bits from the selected set, if we have T bit tag and K way set associative then we need T * K number of mux with mux size as 2^s x 1(for selecting a set )
Hemanth_13
answered
Oct 19, 2018
by
Hemanth_13
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
← Previous
Next →
← Previous in category
Next in category →
Related questions
3
votes
3
votes
1
answer
1
Shubhanshu
asked
in
CO and Architecture
Aug 5, 2017
1,034
views
CO: Working of multiplexer, comparator and encoder in 2-way set associative mapping
Draw the diagram which shows the mechanism of fetching the data in 2-way set associative mapping using multiplexer, comparator, and encoder?
Shubhanshu
asked
in
CO and Architecture
Aug 5, 2017
by
Shubhanshu
1.0k
views
co-and-architecture
cache-memory
multiplexer
3
votes
3
votes
3
answers
2
Shubhanshu
asked
in
CO and Architecture
Nov 6, 2017
3,135
views
Hardware requirement in 16-way Set Associative Cache
Cache size 32 KB Block size = 32 Bytes Address size = 28 bit. Associativity of Cache = 16 Determine what is the hardware requirement to design the 16-way set associative cache. Hardware requirement -> Mux, Comparator, Demux, Decoder, Encoder ... lines are 5. 4) 64 And gates 5) 1 OR gate input line = 64 Someone, please verify these attributes??
Shubhanshu
asked
in
CO and Architecture
Nov 6, 2017
by
Shubhanshu
3.1k
views
cache-memory
co-and-architecture
multiplexer
memory-interfacing
0
votes
0
votes
1
answer
3
Markzuck
asked
in
CO and Architecture
Dec 29, 2018
785
views
MADEEASY- CO - SET Associative mapping
Assume a new cache design is proposed by a student. But he later discovered design has too many conflict misses and to resolve this issue he increases the associativity in the design. Which of the following implication will occur in the ... bit increases C. No implications in the design what does INDEX bits refers to in set associative and associative mapping?
Markzuck
asked
in
CO and Architecture
Dec 29, 2018
by
Markzuck
785
views
cache-memory
co-and-architecture
made-easy-booklet
1
vote
1
vote
1
answer
4
Parshu gate
asked
in
CO and Architecture
Nov 27, 2017
1,610
views
set associative mapping
Consider a 2-way set associative mapping is used where there are 8 cache blocks (0 – 7). If LRU is used to replace the memory blocks then what is the number of blocks present in cache after end of the following sequence (0, 4, 9, 5, 16, 13, 15, 19, 25, 63, 24, 57, 30)?
Parshu gate
asked
in
CO and Architecture
Nov 27, 2017
by
Parshu gate
1.6k
views
cache-memory
co-and-architecture
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy