Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Speed up factor
Alina
asked
in
CO and Architecture
Jan 1, 2019
2,934
views
1
vote
1
vote
Pipeline system has 4 stages and each stage takes 10ns.
30% instructions are branch instructions .each branch instruction introduces delay of 3 cycle. What is speed up factor compare to same non pipelines, If there are 1000 instructions.
co-and-architecture
speedup
pipelining
Alina
asked
in
CO and Architecture
Jan 1, 2019
by
Alina
2.9k
views
answer
comment
Follow
share this
share
4 Comments
Show 2 previous comments
by
Amal
commented
Jan 1, 2019
reply
Follow
share this
i got an answer, which is 2.57. Do you have final answer with you? if 2.57 is the final answer, ping me i will explain
0
0
by
Gupta731
commented
Jan 1, 2019
reply
Follow
share this
3.65?
0
0
by
Somoshree Datta 5
commented
Jan 1, 2019
reply
Follow
share this
Alina
Whats the answer?Post the answer here
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
2
Answers
5
votes
5
votes
In Pipelined, No. of cycle is = 4 + 999 + 300*3 = 1903 cycles
so time taken in pipelined processor = 1903 * 10ns
In Non-pipelined processor, time taken = 1000*4*10ns
so speedup = Non-pipelined / Pipelined = 2.1
mrinmoyh
answered
Nov 19, 2019
by
mrinmoyh
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
0
votes
0
votes
Please explain in detail
Ankit dhanjay
answered
Jul 5, 2019
by
Ankit dhanjay
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
← Previous
Next →
← Previous in category
Next in category →
Related questions
1
vote
1
vote
1
answer
1
Alina
asked
in
CO and Architecture
Dec 21, 2018
23,847
views
Calculate speed up ratio of pipeline
Non pipelined system takes 130ns to process an instruction . A program of 1000 instructions is executed in non pipelined system. Then same program is processed with processor with 5 segment pipeline with clock cycle of 30 ns/stage. Determine speed up ratio of pipeline.
Alina
asked
in
CO and Architecture
Dec 21, 2018
by
Alina
23.8k
views
co-and-architecture
speedup
pipelining
0
votes
0
votes
0
answers
2
Alina
asked
in
CO and Architecture
Dec 21, 2018
881
views
Find speed up ratio
Non pipelined system takes 130 ns to process an instruction. A program of 1000 instructions is executed in non pipelined system. Then same program is processed with processor with 5 segment pipeline with clock cycle of 30 ns/stage. Determine speed up ratio of pipeline.
Alina
asked
in
CO and Architecture
Dec 21, 2018
by
Alina
881
views
co-and-architecture
speedup
0
votes
0
votes
1
answer
3
Shivangi Parashar 2
asked
in
CO and Architecture
Nov 25, 2018
1,901
views
Speed up
Consider 3 enhancements EA, EB, and EC with speedup 30, 20, 15 respectively are applied to old system to make a new system. If enhancements EA and EB are usable for 25% of the time, then the fraction (in %) of the time must EC be used to achieve an overall speed-up of 10 is ________. (in integer form)
Shivangi Parashar 2
asked
in
CO and Architecture
Nov 25, 2018
by
Shivangi Parashar 2
1.9k
views
co-and-architecture
speedup
numerical-answers
2
votes
2
votes
0
answers
4
rahul sharma 5
asked
in
CO and Architecture
Jan 25, 2018
603
views
Computer organization speed up
Consider a hypothetical system,which is used in application where program refers integers units and floats units.Floating units are enhanced so that they run 2 times faster,but only 90% instructions are floating point type.What isn the over all performance gain?
rahul sharma 5
asked
in
CO and Architecture
Jan 25, 2018
by
rahul sharma 5
603
views
co-and-architecture
speedup
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy