Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Computer Architec
Abhisek Tiwari 4
asked
in
CO and Architecture
Jan 14, 2019
retagged
Jul 22, 2022
by
Shubham Sharma 2
219
views
0
votes
0
votes
True or False!
Tag field is ratio of Main memory to cache memory.
i.e MM size =2^m unit and Cache size =2^n unit the tag field will be of (m-n) size.
co-and-architecture
cache-memory
true-false
Abhisek Tiwari 4
asked
in
CO and Architecture
Jan 14, 2019
retagged
Jul 22, 2022
by
Shubham Sharma 2
by
Abhisek Tiwari 4
219
views
answer
comment
Follow
share this
share
3 Comments
by
kumar.dilip
commented
Jan 14, 2019
reply
Follow
share this
Yes, it's true for direct mapping.
0
0
by
Abhisek Tiwari 4
commented
Jan 14, 2019
reply
Follow
share this
only Direct mapping?
0
0
by
kumar.dilip
commented
Jan 14, 2019
reply
Follow
share this
For direct mapping directly we can find TAG field just by dividing.for other I think not possible.
You can check to take any question.
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
1
answer
1
deepanshu sharma 3
asked
in
CO and Architecture
Nov 17, 2018
466
views
homework
Main disadvantage of direct mapping is that cache his ratio decreases sharply it two or more frequently used blocks map on to same region. For two level memory hierarchy cache and main memory, WRITE THROUGH results in more write cycles to main emeory then WRITE BACK. is it true or false ? with reasons ? thank you in advance
deepanshu sharma 3
asked
in
CO and Architecture
Nov 17, 2018
by
deepanshu sharma 3
466
views
co-and-architecture
cache-memory
write-through
true-false
4
votes
4
votes
0
answers
2
makhdoom ghaya
asked
in
CO and Architecture
Nov 23, 2016
2,775
views
GATE CSE 1990 | Question: 4-iv
State whether the following statements are TRUE or FALSE with reason: Transferring data in blocks from the main memory to the cache memory enables an interleaved main memory unit to operate at its maximum speed.
makhdoom ghaya
asked
in
CO and Architecture
Nov 23, 2016
by
makhdoom ghaya
2.8k
views
gate1990
true-false
co-and-architecture
cache-memory
memory-interfacing
8
votes
8
votes
1
answer
3
gshivam63
asked
in
CO and Architecture
Jul 2, 2016
4,382
views
GATE CSE 1990 | Question: 4-iv
Transferring data in blocks from the main memory to the cache memory enables an interleaved main memory unit to operate unit at its maximum speed.True/False.Explain.
gshivam63
asked
in
CO and Architecture
Jul 2, 2016
by
gshivam63
4.4k
views
gate-1990
true-false
co-and-architecture
cache-memory
memory-interleaving
0
votes
0
votes
0
answers
4
Ray Tomlinson
asked
in
CO and Architecture
Aug 22, 2023
235
views
Hit Latency | Computer Organization
is this formula is correct if it is correct then in gate 2006 Question 75 why they not used this formula https://gateoverflow.in/43565/gate-cse-2006-question-75
Ray Tomlinson
asked
in
CO and Architecture
Aug 22, 2023
by
Ray Tomlinson
235
views
co-and-architecture
cache-memory
computer-architecture
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy