Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
made easy test series
Vignaneswarkrishna
asked
in
CO and Architecture
Feb 1, 2019
retagged
Jul 8, 2022
by
Shubham Sharma 2
595
views
1
vote
1
vote
please provide a detailed solution
co-and-architecture
cache-memory
Vignaneswarkrishna
asked
in
CO and Architecture
Feb 1, 2019
retagged
Jul 8, 2022
by
Shubham Sharma 2
by
Vignaneswarkrishna
595
views
answer
comment
Follow
share this
share
4 Comments
Show 7 previous comments
by
prashant jha 1
commented
Feb 1, 2019
reply
Follow
share this
aur isse stalls thodi aa rahe , isse toh cycles aa rahe . 🤔
0
0
by
gauravkc
commented
Feb 1, 2019
reply
Follow
share this
Oh ha correct. 60+30 ayega fir.
Ha cycles aa rhe.. jane de chd 😂
0
0
by
`JEET
commented
Nov 18, 2019
reply
Follow
share this
Type the problem, please.
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
2
Answers
0
votes
0
votes
Ans is 20.
((50/450)*(30)+(25/450)*60)*3
=20.
SaurabhKatkar
answered
Nov 18, 2019
by
SaurabhKatkar
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
0
votes
0
votes
3 memory reference = 1ins
1 memory reference = 1/3 ins
450 memory reference = 450*1/3=150 ins
stall/ins=(miss l1/total no. of instruction) *hit L2+ (miss L2/total no. of instruction)* l2 miss
= (50/150)*30+(25/150)*60
=10+10=20 Ans
vishal23071998
answered
Aug 9, 2020
by
vishal23071998
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
3
answers
1
Ray Tomlinson
asked
in
CO and Architecture
Sep 5, 2023
510
views
Made Easy Test Series 2024
Can anyone please confirm that below statement is correct or not : - Statement 3 is false for Only Full Associative cache mapping and for direct and set associative mapping Statement 3 is True Because of this concept(Answer) https://gateoverflow.in/409971/made-easy-test-series-2024
Ray Tomlinson
asked
in
CO and Architecture
Sep 5, 2023
by
Ray Tomlinson
510
views
direct-mapping
cache-memory
co-and-architecture
0
votes
0
votes
0
answers
2
Jain Sagar
asked
in
CO and Architecture
Nov 26, 2018
336
views
MADE EASY TEST SERIES
Consider a program given below and run on a system that has 2-way set associative 16KB data cache with 32 bytes block where each word size is 32 bits and LRU replacement policy is used. If the base address of A is 0 initially cache is empty then the number of data cache misses are there. int i , A[1024*1024], x=0; for(i=0;i<1024;i++) { x=x+A[i]+A[1024*i]; }
Jain Sagar
asked
in
CO and Architecture
Nov 26, 2018
by
Jain Sagar
336
views
co-and-architecture
cache-memory
made-easy-test-series
numerical-answers
0
votes
0
votes
0
answers
3
Somoshree Datta 5
asked
in
CO and Architecture
Nov 11, 2018
595
views
Made easy test series
Consider a single level cache with an access time of 2.5ns, a line of 64B and a hit ratio of 0.95. Main memory uses a block transfer capability that has a first word i.e. 4B access time of 50ns and after that 5ns for each word access. If cache waits until block is copied from MM to the cache and then access from cache,the access time is________(in ns) (upto 3 decimal places)
Somoshree Datta 5
asked
in
CO and Architecture
Nov 11, 2018
by
Somoshree Datta 5
595
views
co-and-architecture
cache-memory
numerical-answers
made-easy-test-series
0
votes
0
votes
0
answers
4
Ashwani Yadav
asked
in
CO and Architecture
Dec 6, 2018
152
views
made easy
correct answer is 32.5 . why in the calculation, on cache miss, cache access time is not included?
Ashwani Yadav
asked
in
CO and Architecture
Dec 6, 2018
by
Ashwani Yadav
152
views
co-and-architecture
cache-memory
made-easy-test-series
numerical-answers
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy