in CO and Architecture retagged by
605 views
1 vote
1 vote

please provide a detailed solution

in CO and Architecture retagged by
605 views

10 Comments

Kindly type the problem , rather than posting it as a screenshot.
0
0
Is it around 15? What am I supposed to take stall here? 29 and 59 😟
0
0

bhai L1 ka hit time kya liya @gauravkc

0
0
0. Usme koi stall nahi ana chahiye. Avg stall per inst pucha h, so. I might be wrong, not sure 😶
0
0

Im getting around 20.

Taking L1 hit time 1 cycle.

If there is no miss = 3 cycles / instruction.

If there is miss :-

Cycles taken = 1+1/9[30+1/2[60]] = 7.666666667 = 23 cycles / instruction

Stalls = 23-3 = 20cycles. @gauravkc kaha galat hai bhai

 

0
0
Maine try kiya k direct stalls nikle.

hitL1 * 0 + 1/10 (0.5 * 30 + 0.5 * 60)

0.5*30 hona chahiye ya 30?

out of the total miss (50% I'll face 30 cc + 50% I'll face 60 cc)
0
0
30 bhai . agar 0.5 * 30 karra toh 0.5*(60+30) hona chaiye considering hierarchical access
0
0
aur isse stalls thodi aa rahe , isse toh cycles aa rahe . 🤔
0
0
Oh ha correct. 60+30 ayega fir.

Ha cycles aa rhe..  jane de chd 😂
0
0
Type the problem, please.
0
0

2 Answers

0 votes
0 votes
Ans is 20.

((50/450)*(30)+(25/450)*60)*3

=20.
0 votes
0 votes
3 memory reference = 1ins

1 memory reference = 1/3 ins

450 memory reference = 450*1/3=150 ins

stall/ins=(miss l1/total no. of instruction) *hit L2+ (miss L2/total no. of instruction)* l2 miss

            = (50/150)*30+(25/150)*60     

            =10+10=20 Ans

Related questions