Register
Dark Mode

GO Classes Test Series 2024 | Mock GATE | Test 12 | Question: 52

in Digital Logic retagged by
607 views
3 votes
3 votes

Consider the sequential circuit shown below.

Consider the following state assignment: $\text{A}$ stands for $\text{Q = 0, B}$ stands for $\text{Q = 1}.$ The state transition diagram for the circuit above is shown in:

  1. a
  2. b
  3. c
  4. d
in Digital Logic retagged by
by
607 views

1 Answer

2 votes
2 votes

in picture, Z will be Q exor W
i,e Z = Q exor W
     Z = W’ exor W = 1
 
None of the options are correct. please correct it

edited by
by

3 Comments

by
Z will always remain 1 right?
3
3
by
No option matches. $Z$ will always be 1, just after every clock positive edge. Answer has been corrected.
2
2
by
edited by
Thanks got it
0
0
Answer:
← PreviousNext →
← Previous in categoryNext in category →

Related questions

Subscribe to GATE CSE 2024 Test Series

Subscribe to GO Classes for GATE CSE 2024

Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true

Subjects

64.3k questions

77.9k answers

244k comments

80.0k users

Developed by Chun
Link Copied!