Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
in auto incrementing address mode is additional alu reqiured for effective address calculation isro 2009
edigara
asked
in
Unknown Category
Jun 29, 2016
237
views
0
votes
0
votes
edigara
asked
in
Unknown Category
Jun 29, 2016
by
edigara
237
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
1
Answer
0
votes
0
votes
No additional ALU is not required, since base address increment is done after operand fetch according to the stepsize.Base address is already known.
gshivam63
answered
Jun 30, 2016
by
gshivam63
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
← Previous
Next →
← Previous in category
Next in category →
Related questions
3
votes
3
votes
1
answer
1
dragonball
asked
in
CO and Architecture
Jan 2, 2018
19,530
views
Effective Address Calculation
Plz discuss every part with detailed solution with diagram .
dragonball
asked
in
CO and Architecture
Jan 2, 2018
by
dragonball
19.5k
views
co-and-architecture
addressing-modes
1
vote
1
vote
0
answers
2
SeemaTanwar
asked
in
CO and Architecture
Jan 28, 2018
483
views
clock cycles to access ALU and Register in Base Index addressing mOde
How many cycles will be required to fetch an operand if we are using "BASE INDEX' addressing mode, and ALU computation takes 2 cycles, register reference takes 1 cycle and memory reference takes 4 cycles each respectively ?
SeemaTanwar
asked
in
CO and Architecture
Jan 28, 2018
by
SeemaTanwar
483
views
0
votes
0
votes
1
answer
3
amiteshKeshari
asked
in
CO and Architecture
Aug 24, 2023
352
views
Consider a one word instruction ADD R2,@R1 executed on Hypothetical CPU R1 and R2 are processing registers. Fetching operation takes 2 clock cycles, memory operand read takes 2 clock cycles and any ALU operation takes one clock cycles and extra clock is not required for storing the result in destination regiseter. No. of memory cycles needed to complete the insturction cycle of the above ADD R2,@R1 is .........
amiteshKeshari
asked
in
CO and Architecture
Aug 24, 2023
by
amiteshKeshari
352
views
co-and-architecture
0
votes
0
votes
1
answer
4
durgesh94
asked
in
Computer Networks
Jun 15, 2016
1,217
views
Error detecting method that can detect more errors without increasing additional information in each packet is
durgesh94
asked
in
Computer Networks
Jun 15, 2016
by
durgesh94
1.2k
views
computer-networks
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
