in CO and Architecture edited by
487 views
1 vote
1 vote

A program executed 14 million instructions on a 5-stage X pipeline which execute one instruction on one cycle. Of these, 3 million are memory instructions. The I-cache hit rate is 95% and the D-cache hit rate is 70%. The average extra latency when going to lower levels of memory is 6 cycles. Ignoring all stalls except cache misses, what is t he run-time of the program?

  1. 9.6 million cycles
  2. 19.4 million cycles
  3. 18.2 million cycles
  4. 23.6 million cycles
in CO and Architecture edited by
487 views

4 Comments

Tavg=14+3*(0.95*1+0.05*(0.70*6+0.30*(6+6))=18.2 million cycle

I am getting C pls check
0
0
is the answer right ?
0
0
Bro I don't have the answer...I have approached like above..is something missing in the question...pls post ur solution...
0
0

Please log in or register to answer this question.

Related questions