Dark Mode

Recent questions tagged ies

1 vote

0 answers

1

IES 2018- Virtual memory
Statement I : Virtual memory is designated virtual because there is no such memory inside the computer. Statement II : Virtual memory uses some space of the hard disk as an extension of the primary storage of the computer. (a) Both statements I and statement ... statement I (c) Statements I is true but statement II is false (d) Statement I is false but statement II is true

sh!va asked in Operating System Jan 9, 2018

by sh!va

305 views

1 vote

0 answers

2

IES 2018 - DOS Windows Unix comparison
Statement I : MS DOS and Windows products have always used implicit mounting when an attempt is first made to access the media. Statement II : Unix has traditionally used explicit mount command to access the removable medium. (a) Both statemnts I and ... I (c) Statements I is true but statement II is false (d) Statement I is false but statement II is true

sh!va asked in Operating System Jan 9, 2018

by sh!va

315 views

1 vote

0 answers

3

IES 2018- Swapping
Statement I : Swapping is sometimes called roll-out/roll-in'. Statement II Swapping is utilized in systems designed to support time-sharing. (a) Both statemnts I and statement II are individually true and statement II is the correct explanation of statement I (b) ... statement I (c) Statements I is true but statement II is false (d) Statement I is false but statement II is true

sh!va asked in Operating System Jan 9, 2018

by sh!va

266 views

1 vote

0 answers

4

IES 2018- Interrupts
Statement I : The internal interrupt is initiated by some exceptional condition caused by the program itself rather than by an external event. Statement II :External interrupt depends on external conditons that are independent of the program being executed at the time. (a) ... I (c) Statements I is true but statement II is false (d) Statement I is false but statement II is true

sh!va asked in CO and Architecture Jan 9, 2018

by sh!va

389 views

1 vote

1 answer

5

IES 2018 -Static memory
Statement I : Static RAM memory devices retain data for as long as power is supplied. Statement II : SRAM is used when the size of read/write memory required is large. (a) Both statemnts I and statement II are individually true and statement II is the ... of statement I (c) Statements I is true but statement II is false (d) Statement I is false but statement II is true

sh!va asked in CO and Architecture Jan 9, 2018

by sh!va

294 views

1 vote

0 answers

6

IES 2018- Stack memory
Statement I : Stack is organized as 8-bit storage in the microprocessor. Statement II : Stack is a set of memory locations in R/W memory reserved for storing information temporarily during the execution of a program. (a) Both statemnts I and statement II are ... statement I (c) Statements I is true but statement II is false (d) Statement I is false but statement II is true

sh!va asked in CO and Architecture Jan 9, 2018

by sh!va

347 views

1 vote

0 answers

7

IES 2018 - IO Devices
Statement I : I/O devices can be accessed using IN and OUT instructions. Statement II : Arithmetic and logic operations can be directly performed with I/O data. (a) Both statemnts I and statement II are individually true and statement II is the correct ... statement I (c) Statements I is true but statement II is false (d) Statement I is false but statement II is true

sh!va asked in CO and Architecture Jan 9, 2018

by sh!va

161 views

1 vote

0 answers

8

IES 2018- Stack Pointer
Statement I Stack works on the principle of LIFO Statement II :Stack pointer contains address of the top of the stack (a) Both statemnts I and statement II are individually true and statement II is the correct explanation of statement I (b) Both statement I ... statement I (c) Statements I is true but statement II is false (d) Statement I is false but statement II is true

sh!va asked in Digital Logic Jan 9, 2018

by sh!va

213 views

1 vote

0 answers

9

IES 2018 - Memory PLA PROM
Statement I : PLA contains a fixed AND array and a programmable OR array. Statement II : PROM contains a fixed AND array and a programmable OR array. (a) Both statemnts I and statement II are individually true and statement II is the correct explanation of ... statement I (c) Statements I is true but statement II is false (d) Statement I is false but statement II is true

sh!va asked in Digital Logic Jan 9, 2018

by sh!va

253 views

1 vote

1 answer

10

IES 2018 - Round robin, FCFS, SJF comparison
Consider the following set of processes First Come First Serve (FCFS), non preemptive Shortest Job First (SJF) and Round Robin (RR) (quantum = 10 ms). Scheduling Algorithms for this process set would imply which of the following features? 1. The SJF policy results in less than ... below. (a) 1, 2 and 3 (b) 1 and 2 only (c) 1 and 3 only (d) 2 and 3 only

sh!va asked in Operating System Jan 9, 2018

by sh!va

694 views

2 votes

1 answer

11

IEs 2018- Computer Networks
Which of the following statements is correct in respect of TCP and UDP protocols? (a) TCP is connection-oriented, whereas UDP is connectionless (b) TCP is connectionless, whereas UDP is connection-oriented (c) Both are connectionless (d) Both are connection-oriented

sh!va asked in Computer Networks Jan 9, 2018

by sh!va

2.4k views

1 vote

1 answer

12

IES 2018- Computer networks
What type of network is the Internet? (a) Circuit-switched network (b) Message-switched network (c) Packet-switched network (d) Cell-switched network

sh!va asked in Computer Networks Jan 9, 2018

by sh!va

344 views

1 vote

1 answer

13

IES 2018- Computer Networks
The technique for using one set of addresses inside a network and remapping those addresses to a different set of addresses that are seen outside the local network on the internet is called (a) network address translation (b) address resolution (c) network address mapping (d) virtual LAN

sh!va asked in Computer Networks Jan 9, 2018

by sh!va

553 views

1 vote

0 answers

14

IES 2018- 8085 programming
In the following 8085 assembly language program, assume that the carry flag is initially reset. What is the content of the accumulator after the execution of the program? MVI A, 04H RRC MOV B, A RLC RLC ADD B RCC (a) 02H (b) 05H (c) 15H (d) 25H

sh!va asked in CO and Architecture Jan 9, 2018

by sh!va

276 views

1 vote

1 answer

15

IES 2018 - Round robin scheduling
Three processors with their respective process IDs given by P1, P2 and P3, having estimated completion time of 8 ms, 4 ms and 2 ms, respectively, enter a ready queue together in the order P1, P2 and P3. What is the average turn time in the Round Robin Scheduling Algorithm with time 2 ms? (a) 10 ms (b) 15 ms (c) 20 ms (d) 25 ms

sh!va asked in Operating System Jan 9, 2018

by sh!va

1.0k views

1 vote

0 answers

16

IES 2018 - Product of sum form
Product of sum form expression leads to what kind of logic circuit? (a) OR-AND circuit (b) NOR-NOR circuit (c) AND-OR-INVERT circuit (d) NAND-NAND circuit

sh!va asked in Digital Logic Jan 9, 2018

by sh!va

245 views

1 vote

1 answer

17

IES 2018 Program Structure
A program structure that permits repeated operation of a particular sequence of instructions is known as (a) subroutine (b) loop (c) module (d) microprogramming

sh!va asked in Programming in C Jan 9, 2018

by sh!va

424 views

1 vote

1 answer

18

IES 2018 Memory hit miss ratio
Consider that a level of the memory hierarchy has a hit rate of 80%. Memory requests take 10 ns to complete if they hit in the level, and memory requests that miss in the level take 100 ns to complete. The average access time of the level is (a) 110 ns (b) 100 ns (c) 80 ns (d) 28 ns

sh!va asked in CO and Architecture Jan 9, 2018

by sh!va

368 views

1 vote

1 answer

19

IES 2018 JK Flip flop
In a master slave JK flip-flop (a) both master and slave are positive edge triggered (b) both master and slave are negative edge triggered (c) master is positive edge triggered and slave is negative edge triggered (d) master is negative edge triggered and slave is positive edge triggered

sh!va asked in Digital Logic Jan 9, 2018

by sh!va

420 views

2 votes

2 answers

20

IES 2018_Digital Logic_Counter
For what minimum value of propagation delay in each filp-flop will a 10 bit ripple counter skip a count, when it is clocked at 10 MHz? a) 5 ns b) 10 ns c) 20 ns d) 40 ns

sh!va asked in Digital Logic Jan 9, 2018

by sh!va

2.6k views

1 vote

0 answers

21

IES 2018_Digital Logic_ripple counter
In a 4-stage ripple counter, the propagation delay of a flip flop is 30 ns. If the pulse width of the strobe is 30 ns, the maximum frequency at which the counter operates reliably is nearly_________ (a) 9.7 MHz (b) 8.4 MHz (c) 6.7 MHz (d) 4.4 MHz

sh!va asked in Digital Logic Jan 9, 2018

by sh!va

344 views

1 vote

0 answers

22

IES 2018_Digital logic (Mealy Model)
Consider the following opinions regarding the advantage and disadvantage of a Mealy model: 1. Advantage: Less number of states (hence less hardware) Disadvantage: Input transients are directly conveyed to output 2. Advantage: Output remains stable over entire clock period Disadvantage: ... the above is/are correct? (a) 1 only (b) 2 only (c) Both 1 and 2 (d) None

sh!va asked in Digital Logic Jan 9, 2018

by sh!va

224 views

1 vote

0 answers

23

IES 2018_Digital Logic
An ADC has a total conversion time of 200 μs. What is the highest frequency that its analog input should be allowed to contain? a ) 2.5 KHz b ) 25 KHz c) 250 KHz d) 0.25 KHz

sh!va asked in Digital Logic Jan 9, 2018

by sh!va

353 views

1 vote

0 answers

24

IES 2018_Digital Logic
In large radar installations, it is required to translate the angular position of a shaft into digital information. this is most generally achieved by employing a code wheel. For unambiguous sensing of the shaft position, one employs a/an a) Octal Code b) BCD code c) Binary Gray code d) Natural binary code

sh!va asked in Digital Logic Jan 9, 2018

by sh!va

385 views

0 votes

0 answers

25

IES 2011: Digital Circuits / ROM and PLA [ECE]
The difference between PLA and ROM is (a) PLA is sequential, ROM is combinational (b) PLA is combinational, ROM is sequential (c) PLA economizes on the number of min-terms to implement Boolean functions (d) PLA has fixed AND array, ROM has fixed OR array

sh!va asked in Digital Logic Mar 14, 2017

by sh!va

721 views

0 votes

1 answer

26

Pointers Question
Pointers in C-programming are useful to 1.Handle data tables efficiently. 2.Reduce the length of a program. 3.Reduce the complexity of a program. Which of the above statements are correct? a) 1 and 2 only b) 1,2 and 3 c) 2 and 3 only d) 1 and 3 only

bhupalreddy asked in DS May 28, 2016

2.2k views

To see more, click for the full list of questions or popular tags.

Recent questions tagged ies