Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Filter
User Vivekk
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
Recent activity by Vivekk
0
answers
1
Admission Query
Hi, I am getting a score around 600 as per GO. I have done my BTech in Electrical Engineering in 2018 and have a CGPA of 8.02. What are the possible options in IITs for Research interviews for score above 600. Also what Nit’s are possible both research as well as direct Mtech. Category General
asked
in
Interview Questions
Feb 14, 2019
499
views
1
answer
2
BITS HD ELIGIBLITY
I have graduated from Electrical engineering in 2018. Am I eligible for Bits HD exam for admission in MTech (CS)??
asked
in
Other Colleges
Feb 10, 2019
1.4k
views
bits
bits-hd
admissions
0
answers
3
Gate 2019
A recent high court judgment has sought to dispel idea of begging as a disease- which leads to its stigmatization and criminalization and regard it as symptom. The underlying disease is the failure of state to protect citizen who fall through social security net. Which ... the has to dealt firmly (C) Beggar are created due to lack of welfare scheme of state (D) Beggar are criminals
commented
in
Verbal Aptitude
Feb 5, 2019
1.1k
views
0
answers
4
MadeEasy Subject Test 2019: Digital Logic - Number Systems
Even after seeing the solution I was unable to understand this question: Can any one tell whats happening here:
commented
in
Digital Logic
Jan 26, 2019
497
views
number-system
digital-logic
made-easy-test-series
1
answer
5
Is priority inversion and spinlock same?
commented
in
Operating System
Jan 24, 2019
1.6k
views
operating-system
process-synchronization
deadlock-prevention-avoidance-detection
0
answers
6
MADE EASY OS
asked
in
Operating System
Jan 12, 2019
316
views
0
answers
7
ME TEST SERIES
Consider a direct mapped cache with 16 blocks with block size of 16 bytes. Initially the cache is empty. The following sequence of access of memory blocks: Ox80000, Ox80008, Ox80010, Ox80018, Ox30010 is repeated 10 times. Which of the following represents number of compulsory ... = 2 and conflict = 18 Compulsory = 3 and conflict = 18 Compulsory = 3 and conflict = 16 .None of these
asked
in
CO and Architecture
Dec 16, 2018
177
views
0
answers
8
Semester exam
1) A two way set associative cache memory uses a block size of 4 words . The cache can accommodate a total of 2048 words from main memory. The main memory size is 128kx32. a) What is the size of the cache memory.
commented
in
CO and Architecture
Dec 13, 2018
217
views
1
answer
9
TOC Which is(are) regular? Please explain 1 and 4.
Which of the following languages is regular? L = { bba (ba)* a^n-1 | n> 0 } L = {a^nb^n | n < 1000 } L = {a^nb^k | n is odd or k is even } L = {wxw^R | w,x ∈(0+1)* } 1, 3 and 4 2, 3, 4 2, 3 1, 2, 3, 4
commented
in
Theory of Computation
Dec 13, 2018
1.1k
views
context-sensitive
regular-language
context-free-language
theory-of-computation
regular-expression
2
answers
10
Zeal Test Series 2019: CO & Architecture - Control Unit
what is 10x and 5x ?
answered
in
CO and Architecture
Dec 8, 2018
691
views
zeal
co-and-architecture
control-unit
zeal2019
0
answers
11
process Synchronization
commented
in
Operating System
Oct 30, 2018
538
views
1
answer
12
Made easy Workbook , Process synchronization
Please explain the solution to this question
commented
in
Operating System
Oct 30, 2018
583
views
0
answers
13
#self doubt
https://gateoverflow.in/1997/gate2014-2-38 for n inputs merge procedure takes n comparisons...how n-1 is used in this question...please explain!
commented
in
Algorithms
Sep 20, 2018
482
views
0
answers
14
Heapsort, Space complexity
Could anyone explain Why the space complexity of heapsort is O(1)??
commented
in
Algorithms
Sep 20, 2018
555
views
1
answer
15
Self doubt
Packet switching is categorized into two... 1) virtual circuits ...this is connection oriented means it reserves resources like buffer , bandwidth etc before sending packets...so my doubt is ....do virtual circuits use only tcp in transport layer....or it uses ... uses udp and tcp both at transport layer ??? Or is it ip at network layer makes datagram connectionless?? Pease explain it..
answered
in
Computer Networks
Sep 8, 2018
269
views
4
answers
16
Go back n ARQ
A 20 Kbps Satellite link has a propagation delay of 400 ms. The transmitter employs the "go back n ARQ" scheme with n set to 10. Assuming that each frame is 100 bytes long, what is the efficiency of channel? (with 2 decimal places)
commented
in
Computer Networks
Sep 7, 2018
3.2k
views
computer-networks
go-back-n
sliding-window
1
answer
17
Combinatory
How many ways can we distribute at most 10 identical balls to 3 boxes?
commented
in
Combinatory
Sep 6, 2018
1.3k
views
combinatory
1
answer
18
Computer network
we know that router is a 3 layer device (upto network layer)....then how it runs RIP,OSPF protocol for routing protocol ????i mean routing protocol runs on transport layer(because they uses UDP/TCP).....how it is possible??
answered
in
Computer Networks
Sep 3, 2018
287
views
computer-networks
tcp
2
answers
19
self doubt
what is the difference between *(ptr)++ and ptr++ where char *ptr="gateoverflow"
answered
in
Programming in C
Sep 2, 2018
642
views
pointers
3
answers
20
GATE CSE 1987 | Question: 1-xv
In a circular linked list organization, insertion of a record involves modification of One pointer. Two pointers. Multiple pointers. No pointer.
commented
in
DS
Aug 24, 2018
14.3k
views
gate1987
data-structures
linked-list
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...