Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Filter
User nitish
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
Answers by nitish
0
votes
1
why stop and wait protocol has flow control but not error control ?
why stop and wait protocol has flow control but not error control ?
answered
in
Computer Networks
Dec 13, 2020
3.3k
views
computer-networks
stop-and-wait
0
votes
2
why stop and wait protocol has flow control but not error control ?
why stop and wait protocol has flow control but not error control ?
answered
in
Computer Networks
Dec 13, 2020
3.3k
views
computer-networks
stop-and-wait
6
votes
3
TIFR CSE 2013 | Part B | Question: 18
Let $S$ be a set of numbers. For $x \in S$, the rank of $x$ is the number of elements in $S$ that are less than or equal to $x$. The procedure $\textsf{Select}(S, r)$ takes a set $S$ of numbers and a rank $r\left(1 \leq r \leq |S|\right)$ and returns the ... $|S|$ constant · $|S||R|$ constant · $|R| \log |S|$ constant · $|S|(1 + \log |R|)$
answered
in
Algorithms
Oct 28, 2017
2.5k
views
tifr2013
algorithms
quick-sort
time-complexity
0
votes
4
LR parsing transitions
Consider the following statements: S1: Whenever we apply transition on any symbol the lookahead does not change S2: The lookahead has effect on items of the form [$A\rightarrow \alpha \bullet \beta , a$] where β ≠ ∈ and [$A\rightarrow \alpha \bullet , a$] Which of the above statements are true wrt LR(1) items?
answered
in
Compiler Design
Oct 20, 2017
832
views
compiler-design
parsing
3
votes
5
GATE CSE 2015 Set 2 | Question: 48
A half adder is implemented with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is ... adder is implemented by using four full adders. The total propagation time of this $4$-bit binary adder in microseconds is ______.
answered
in
Digital Logic
Oct 19, 2017
57.7k
views
gatecse-2015-set2
digital-logic
adder
normal
numerical-answers
0
votes
6
DM controller
What is the difference between DM controller and micropcessor. Block diagram of the device seems similar , both contains pins. Then how they are different from each other?
answered
in
CO and Architecture
Sep 3, 2017
321
views
co-and-architecture
0
votes
7
execution time
how to solve this?
answered
in
CO and Architecture
Aug 26, 2017
391
views
1
vote
8
Join Number of Tuples
Suppose you are given relations r(A, B) and s(A, C). Suppose that r has 10000 tuples, and s has 5000 tuples. Suppose attribute r.A has 1001 distinct values, and s.A also has 1001 distinct values. The maximum possible size of the join result is
answered
in
Databases
Jul 9, 2017
3.8k
views
natural-join
databases
relational-algebra
0
votes
9
ace mock test
How many binary search trees can be formed with n distinct and designated(labeled) nodes...??
answered
in
DS
Jun 7, 2017
362
views
data-structures
binary-search-tree
ace-test-series
2
votes
10
What is the difference between double hashing and rehashing?
answered
in
Algorithms
Mar 22, 2017
4.6k
views
algorithms
hashing
2
votes
11
Cache Capacity
Consider a 8 million word physical memory and 256 block cache, both partitioned into 64 word blocks. Find the tag memory required for cache memory for the following mapping techniques: a) Direct b) Associative c) 4-way Set Associative
answered
in
CO and Architecture
Nov 21, 2016
2.4k
views
cache-memory
2
votes
12
Permutation of coloring sides of a pentagon
Number of ways of painting a regular pentagon with 5 different colors is (A) 5! (B) 12 (C) 1 (D) 4!
answered
in
CO and Architecture
Oct 26, 2016
1.2k
views
combinatory
engineering-mathematics
0
votes
13
2016 cse paper analysis
answered
in
GATE
Feb 7, 2016
2.9k
views
2016gate-exam
4
votes
14
Pipeline
A memory system has got the latency of 35 ns with 2 byte per operation. The system is pipelined so that 6 operations can overlap during execution. The bandwidth of the system is (A) 3.42 × 108 bytes/sec (B) 2.68 × 108 bytes/sec (C) 1.96 × 108 bytes/sec (D) 4.12 × 108 bytes/sec
answered
in
CO and Architecture
Feb 2, 2016
519
views
pipelining
co-and-architecture
0
votes
15
Commitee.
Find number of ways of selecting a commitee of 10 members out of 6 men and 7 women of which atleast 4 women are included. a)231 b)25200 c)325 d)286
answered
in
Combinatory
Jan 2, 2016
365
views
combinatory
2
votes
16
ME-Quick Sort
answered
in
Algorithms
Jan 2, 2016
2.3k
views
algorithms
made-easy-test-series
quick-sort
numerical-answers
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...