Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
CLOCK PULSES
reena_kandari
asked
in
Digital Logic
Jan 31, 2017
402
views
1
vote
1
vote
digital-logic
reena_kandari
asked
in
Digital Logic
Jan 31, 2017
by
reena_kandari
402
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
2
Answers
1
vote
1
vote
clock will only be applied if both input to AND gate is 1 but as it reaches 0110 .it will come in latch mode because clock will never be one.
vishal gupta 2
answered
Jul 14, 2017
by
vishal gupta 2
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
0
votes
0
votes
Option D?? i need to give u solution or answer is sufficient?
Smriti012
answered
Jan 31, 2017
by
Smriti012
comment
Follow
share this
2 Comments
by
reena_kandari
commented
Jan 31, 2017
reply
Follow
share this
Answer D is correct but I want some good explaination
0
0
by
Smriti012
commented
Jan 31, 2017
edited
Jan 31, 2017
by
Smriti012
reply
Follow
share this
i typed it wrong....it should be (321%5=1)
0
0
Please
log in
or
register
to add a comment.
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
0
answers
1
set2018
asked
in
Digital Logic
Dec 12, 2017
643
views
how many number of clock pulses
set2018
asked
in
Digital Logic
Dec 12, 2017
by
set2018
643
views
digital-logic
0
votes
0
votes
2
answers
2
worst_engineer
asked
in
Digital Logic
Dec 29, 2015
1,208
views
After 3-clock pulses , what is the content of shift Register
I could not understand here both the outputs point to D3 bit . How to proceed in this scenario ?
worst_engineer
asked
in
Digital Logic
Dec 29, 2015
by
worst_engineer
1.2k
views
digital-logic
0
votes
0
votes
2
answers
3
Shefali
asked
in
Digital Logic
Sep 22, 2015
1,094
views
If the initial stage of mod-11 counter is 0110, then what will be the counting sequence for next 24 clock pulses?
Shefali
asked
in
Digital Logic
Sep 22, 2015
by
Shefali
1.1k
views
digital-counter
0
votes
0
votes
0
answers
4
M.Zain
asked
in
Digital Logic
Dec 30, 2022
286
views
Design a Asynchronous Up counter that start it’s counting from zero and ends at 11 and again starts from zero. Draw the output status of all Flip Flops after every clock. How many clocks are required to reach 11?
M.Zain
asked
in
Digital Logic
Dec 30, 2022
by
M.Zain
286
views
digital-logic
clock-cycles
flip-flop
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy