@

Dark Mode

Profile
Edit my Profile
Messages
My favorites

Register

Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams

Dark Mode

[Self Doubt] previous year explanation

Anshul Shankar asked in CO and Architecture Nov 23, 2017 edited Jun 25, 2019 by Cristine

220 views

1 vote

1 vote

https://gateoverflow.in/683/gate2000-12

Can you please explain the meaning of the highlighted portion of the text. This is an explanation by Arjun Sir

pipelining
branch-conditional-instructions

Anshul Shankar asked in CO and Architecture Nov 23, 2017 edited Jun 25, 2019 by Cristine

by Anshul Shankar

220 views

0 Comments

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

← Previous Next →

← Previous in category Next in category →

Related questions

1 vote

1 vote

0 answers

1

Cpt.Nemo143 asked in CO and Architecture Nov 17, 2018

1,327 views

Not a previous year question
Given a non-pipelined architecture running at 1GHz, that takes 5 cycles to finish an instruction. You want to make it pipelined with 5 stages. The increase in hardware forces you to run the machine at 800MHz. The only stalls are caused by ... in 10% of the branch instructions. What is the speedup that can be achieved with pipelining as compared to non-pipelined design?

Cpt.Nemo143 asked in CO and Architecture Nov 17, 2018

1.3k views

co-and-architecture
pipelining
branch-conditional-instructions
speedup
numerical-answers

5 votes

5 votes

1 answer

2

Rahul Jain25 asked in CO and Architecture Feb 5, 2017

953 views

COA pipeline doubt
I) In a 4 stage pipeline processor, if each stage takes 4 cycles then what is CPI in case of successfull pipeline??? II) In a 4 stage pipeline processor, if each stage takes 2,3,4,5 cycles respectively then what is CPI in case ... are branch imstructions and branch address is available in 3rd stage then what should be branch pelanty??(In both the implementations mentioned above)

Rahul Jain25 asked in CO and Architecture Feb 5, 2017

by Rahul Jain25

953 views

co-and-architecture
pipelining
stall
branch-conditional-instructions

0 votes

0 votes

1 answer

3

paarthsinghrathore asked in CO and Architecture Aug 18, 2023

347 views

COA | Branch Delays
Consider the following sequence of instructions for a pipelined processor with one branch delay slot: I1 LABEL: ADD R3 ← R3 + 1 I2 DIV R2 ← R2/R6 I3 SUB R1 ← R2-1 I4 If R1≤0 then BRANCH to LABEL I5 SUB R3 ← R3-R7 Which of the following is true after ... now label pointing to I3. C) I2 shifted to branch delay slot. D) I1 shifted to branch delay slot and now LABEL pointing to I2.

paarthsinghrathore asked in CO and Architecture Aug 18, 2023

by paarthsinghrathore

347 views

made-easy-test-series
co-and-architecture
pipelining
branch-conditional-instructions

Subscribe to GATE CSE 2024 Test Series

Subscribe to GO Classes for GATE CSE 2024

Quick search syntax

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

Recent Posts

Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes

Subjects

All categories
General Aptitude (3.5k)
Engineering Mathematics (10.4k)
Digital Logic (3.6k)
Programming and DS (6.2k)
Algorithms (4.8k)
Theory of Computation (6.9k)
Compiler Design (2.5k)
Operating System (5.2k)
Databases (4.8k)
CO and Architecture (4.0k)
Computer Networks (4.9k)
Artificial Intelligence (79)
Machine Learning (48)
Data Mining and Warehousing (25)
Non GATE (1.4k)
Others (2.7k)
Admissions (684)
Exam Queries (1.6k)
Tier 1 Placement Questions (17)
Job Queries (80)
Projects (11)
Unknown Category (870)

64.3k questions

77.9k answers

244k comments

80.0k users

Recent Blog Comments

category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...

Send feedback
Rank Predictor
College Prediction
Useful Links
FAQ
Corrections
Discuss
Copyright
Request
Testimonials
Chat Logs
Chat
Badges
Search tips
Exam Category
Blog Category
Blog Tags
Privacy
Test Series
GATER
Refund Policy
Terms and Conditions
Contact Us

Developed by Chun

Twitter WhatsApp Facebook Reddit LinkedIn Email

Link Copied!