@

Dark Mode

Profile
Edit my Profile
Messages
My favorites

Register

Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams

Dark Mode

Carl Hamacher Cache Memory

vupadhayayx86 asked in CO and Architecture Jun 13, 2018 edited Jun 13, 2018 by srestha

891 views

–1 vote

–1 vote

What should be correct answer to this question?

In solution it's option A in Carl hamacher text book it's B ? I am confused please help

co-and-architecture
cache-memory
multilevel-cache
bad-question

vupadhayayx86 asked in CO and Architecture Jun 13, 2018 edited Jun 13, 2018 by srestha

by vupadhayayx86

891 views

4 Comments

Show 3 previous comments

by Arjun

commented Jun 17, 2018

Kindly use ONLY standard materials.

0

0

by vupadhayayx86

commented Jun 18, 2018

Yes SiR!!!

0

0

commented Jul 16, 2018

That's correct

0

0

Please log in or register to add a comment.

Please log in or register to answer this question.

1 Answer

0 votes

0 votes

B will be the answer as cache in multi level cache by default is hierarchical

Psy Duck answered Sep 9, 2022

0 Comments

Please log in or register to add a comment.

← Previous Next →

← Previous in category Next in category →

Related questions

0 votes

0 votes

1 answer

1

vaishali jhalani asked in CO and Architecture Nov 24, 2016

437 views

MadeEasy Test Series: CO & Architecture - Cache Memory

vaishali jhalani asked in CO and Architecture Nov 24, 2016

by vaishali jhalani

437 views

made-easy-test-series
co-and-architecture
cache-memory
multilevel-cache
bad-question

0 votes

0 votes

1 answer

2

Shivangi Parashar 2 asked in CO and Architecture Nov 25, 2018

1,311 views

cache memory
Consider a two-level memory hierarchy, L1 (cache) has an accessing time of 5 ns and main memory has an accessing time of 100 ns. Writing or updating contents takes 20 ns and 200 ns for L1 and main memory respectively. Assume L1 gives misses 20% ... instructions being read-only instructions. What is the average access time for the system (in ns) if it uses the WRITETHROUGH technique?

Shivangi Parashar 2 asked in CO and Architecture Nov 25, 2018

by Shivangi Parashar 2

1.3k views

co-and-architecture
cache-memory
multilevel-cache
numerical-answers

0 votes

0 votes

1 answer

3

Shivangi Parashar 2 asked in CO and Architecture Nov 25, 2018

1,243 views

Cache Memory
consider two-level cache hierarchies with L1 and L2 cache. Programs refer to memory 1000 times out of which 40 misses are in the L1 cache and 10 misses are in the L2 cache.If the miss penalty of L2 is 200 clock cycles,hit time of L1 is 1 clock cycle,and hit time of L2 is 15 clock cycles,the average memory access time is__________clock cycles.

Shivangi Parashar 2 asked in CO and Architecture Nov 25, 2018

by Shivangi Parashar 2

1.2k views

co-and-architecture
cache-memory
multilevel-cache
numerical-answers

1 vote

1 vote

1 answer

4

Rahul_Rathod_ asked in CO and Architecture Aug 6, 2018

602 views

performance of cache memory
in cache performace i have confusion about where to use which formula like for write through whether use H (tc) + (1-H) (tc+m) or H (tc) + (1-H) (m) and how to identify whether cache memory is hierarchical or not from question can anyone give me all formula related to cache performance with explanation

Rahul_Rathod_ asked in CO and Architecture Aug 6, 2018

by Rahul_Rathod_

602 views

cache-memory
co-and-architecture
multilevel-cache

Subscribe to GATE CSE 2024 Test Series

Subscribe to GO Classes for GATE CSE 2024

Quick search syntax

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

Recent Posts

Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes

Subjects

All categories
General Aptitude (3.5k)
Engineering Mathematics (10.4k)
Digital Logic (3.6k)
Programming and DS (6.2k)
Algorithms (4.8k)
Theory of Computation (6.9k)
Compiler Design (2.5k)
Operating System (5.2k)
Databases (4.8k)
CO and Architecture (4.0k)
Computer Networks (4.9k)
Artificial Intelligence (79)
Machine Learning (48)
Data Mining and Warehousing (25)
Non GATE (1.4k)
Others (2.7k)
Admissions (684)
Exam Queries (1.6k)
Tier 1 Placement Questions (17)
Job Queries (80)
Projects (11)
Unknown Category (870)

64.3k questions

77.9k answers

244k comments

80.0k users

Recent Blog Comments

category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...

Send feedback
Rank Predictor
College Prediction
Useful Links
FAQ
Corrections
Discuss
Copyright
Request
Testimonials
Chat Logs
Chat
Badges
Search tips
Exam Category
Blog Category
Blog Tags
Privacy
Test Series
GATER
Refund Policy
Terms and Conditions
Contact Us

Developed by Chun

Twitter WhatsApp Facebook Reddit LinkedIn Email

Link Copied!