Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Gate forum Exam
kunal goswami
asked
in
CO and Architecture
Nov 17, 2018
retagged
Aug 3, 2022
by
Shubham Sharma 2
284
views
0
votes
0
votes
In two level cache first level cache minimizes cache miss ratio , second level minimizes cache hit ratio . Explain .
co-and-architecture
multilevel-cache
gateforum-test-series
kunal goswami
asked
in
CO and Architecture
Nov 17, 2018
retagged
Aug 3, 2022
by
Shubham Sharma 2
by
kunal goswami
284
views
answer
comment
Follow
share this
share
1 comment
by
gauravkc
commented
Nov 21, 2018
reply
Follow
share this
Why would $2^{nd}$ level cache minimize cache hit ratio :o
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
1
Answer
0
votes
0
votes
because level 2 memory will have large memory compared level 1 so there is a chance of having highest hit ratio,(Memories
with larger space can store more memory)
Pavan Karthik
answered
Nov 21, 2018
by
Pavan Karthik
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
1
answer
1
Mrityudoot
asked
in
CO and Architecture
Jun 5, 2023
620
views
Cache Mapping
In a 2 level hierarchy, the cache has an access time of 15 ns and the main memory has an access time of 110 ns, the hit rate of the cache is 90%. If the block size of the cache is 16 Bytes, then average memory access time including miss penalty is?
Mrityudoot
asked
in
CO and Architecture
Jun 5, 2023
by
Mrityudoot
620
views
co-and-architecture
cache-memory
multilevel-cache
2
votes
2
votes
0
answers
2
h4kr
asked
in
CO and Architecture
Dec 27, 2022
536
views
cache miss question
In $T_{Read Avg}$, shouldn’t it be $T_{Read Avg}$ = (10*0.9) + 0.1*(10+100), because it must be checking the cache in case of cache miss too, right?
h4kr
asked
in
CO and Architecture
Dec 27, 2022
by
h4kr
536
views
co-and-architecture
cache-memory
multilevel-cache
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy