Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Cache organisation
Mayank Gupta 3
asked
in
CO and Architecture
Dec 14, 2018
retagged
Jul 29, 2022
by
Shubham Sharma 2
260
views
0
votes
0
votes
Do we use multiplexer in direct mapped cache ?
co-and-architecture
cache-memory
Mayank Gupta 3
asked
in
CO and Architecture
Dec 14, 2018
retagged
Jul 29, 2022
by
Shubham Sharma 2
by
Mayank Gupta 3
260
views
answer
comment
Follow
share this
share
3 Comments
by
aambazinga
commented
Dec 14, 2018
reply
Follow
share this
yes. as many MUX as the number of tag bits, all operating in parallel. input to the MUX are the line numbers. all tag bits of the corresponding line number are selected by the MUX and compared by a comparator, whose size is the number of tag bits.
0
0
by
Mayank Gupta 3
commented
Dec 14, 2018
reply
Follow
share this
See the gate 2006 question . Why there the multiplexer delay is not taken?
0
0
by
aambazinga
commented
Dec 14, 2018
reply
Follow
share this
because comparator delay is very large as compared to MUX's, hence, if not given the delay of MUX in the question, we can simply ignore it. i guess that would be the case in the questiton.
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
0
answers
1
Priyansh Singh
asked
in
CO and Architecture
Jan 27, 2019
609
views
Computer organisation cache
Why can't we have n-levels of cache ?
Priyansh Singh
asked
in
CO and Architecture
Jan 27, 2019
by
Priyansh Singh
609
views
cache-memory
co-and-architecture
multilevel-cache
0
votes
0
votes
0
answers
2
sidlewis
asked
in
CO and Architecture
Sep 12, 2018
269
views
Computer Organisation- Cache
sidlewis
asked
in
CO and Architecture
Sep 12, 2018
by
sidlewis
269
views
co-and-architecture
cache-memory
numerical-answers
5
votes
5
votes
2
answers
3
prasitamukherjee
asked
in
CO and Architecture
Aug 13, 2016
1,424
views
Cache Hardware Organisation
What is the role of a Multiplexor in Fully Associative, k-way set associative Cache organisation? The way I look at it, we need |blocks_in_cache| no. of comparators for tag matching in case of Fully Associative Cache, and k comparators for k ... ? Does it connect all the outputs of the comparators and then determine which comparator has shown the match/no match at all?
prasitamukherjee
asked
in
CO and Architecture
Aug 13, 2016
by
prasitamukherjee
1.4k
views
co-and-architecture
cache-memory
0
votes
0
votes
1
answer
4
Ray Tomlinson
asked
in
CO and Architecture
Aug 19, 2023
447
views
Computer Organisation Textbook Questions
Consider the case memory which has 0.8 and 0.9 hit ratio for read and write operation. Whenever there exist here miss either read or write 2 word block is to be moved from main memory to case memory. The case access time is ... time for read operation, 2. second find average access time for write operation, 3. average access time overall and throughput.
Ray Tomlinson
asked
in
CO and Architecture
Aug 19, 2023
by
Ray Tomlinson
447
views
co-and-architecture
reference-book
computer-architecture
cache-memory
carl-hamacher
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy